Power Supply Noise: Causes, Effects, and Testing

被引:7
|
作者
Polian, Ilia [1 ]
机构
[1] Univ Passau, Fac Comp Sci & Math, Chair Comp Engn, D-94032 Passau, Germany
关键词
Power Supply Noise; IR Drop; Ground Bounce; Power Droop; Modeling; Testing;
D O I
10.1166/jolpe.2010.1075
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With technology scaling, the current densities in digital circuits increase significantly. As a consequence, noise which affects the power distribution network, or power supply noise, increasingly compromises the circuit functionality and timing. As it becomes more and more difficult to address all power supply noise issues using design methods, considering noise effects during manufacturing test gains importance. This article provides an overview of different classes of power supply noise and test methods used to identify circuits which are likely to fail due to these effects. Most test strategies to detect power supply noise differ significantly from conventional test approaches because they must consider information such as power consumption profiles, switching activity, power grid design, physical proximity, or multi-cycle effects.
引用
收藏
页码:326 / 338
页数:13
相关论文
共 50 条
  • [1] Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects
    Krstic, A
    Jiang, YM
    Cheng, KT
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) : 416 - 425
  • [2] Power-Supply-Noise-Aware Timing Analysis and Test Pattern Regeneration
    Han, Cheng-Yu
    Li, Yu-Ching
    Kan, Hao-Tien
    Li, James Chien-Mo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2016, E99A (12) : 2320 - 2327
  • [3] Development of FF Circuits for Measures Against Power Supply Noise
    Miura, Yukiya
    Inoue, Miyuki
    Kinoshita, Yuya
    2019 IEEE 25TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2019), 2019, : 48 - 51
  • [4] Stub vs. capacitor for power supply noise reduction
    Nakura, T
    Ikeda, M
    Asada, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (01): : 125 - 132
  • [5] Concurrent detection of power supply noise
    Metra, C
    Schiano, L
    Favalli, M
    IEEE TRANSACTIONS ON RELIABILITY, 2003, 52 (04) : 469 - 475
  • [6] Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment
    Wu, Meng-Fan
    Huang, Jiun-Lang
    Wen, Xiaoqing
    Miyase, Kohei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (11) : 1767 - 1776
  • [7] Estimation of maximum power supply noise in DSM designs including parasitic effects
    He Jianchun
    Jia Lixin
    Li Gang
    Tao Dongya
    ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 3953 - 3955
  • [8] Statistical power supply dynamic noise prediction in hierarchical power grid and package networks
    Graziano, M.
    Piccinini, G.
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (04) : 524 - 538
  • [9] ANALYSIS OF POWER SUPPLY NOISE MITIGATION CIRCUITS
    Charania, Tasreen
    Chuang, Pierce
    Opal, Ajoy
    Sachdev, Manoj
    2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 1250 - 1255
  • [10] Scalability Study of PSANDE: Power Supply Analysis for Noise and Delay Estimation
    Rao, Sushmita Kadiyala
    Shivashankar, Bharath
    Robucci, Ryan
    Banerjee, Nilanjan
    Patel, Chintan
    2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,