PARALLEL ARCHITECTURES I

被引:0
|
作者
PISSALOUX, EE [1 ]
机构
[1] UNIV PARIS 11,INST ELECTR FONDAMENTALE,F-91405 ORSAY,FRANCE
来源
MICROPROCESSING AND MICROPROGRAMMING | 1992年 / 35卷 / 1-5期
关键词
D O I
10.1016/0165-6074(92)90365-E
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
[No abstract available]
引用
收藏
页码:537 / 538
页数:2
相关论文
共 50 条
  • [41] CHIP ARCHITECTURES FOR PARALLEL PROCESSING
    DETTMER, R
    ELECTRONICS AND POWER, 1985, 31 (03): : 227 - 231
  • [42] OVERVIEW OF PARALLEL ARCHITECTURES FOR DATABASES
    BERGSTEN, B
    COUPRIE, M
    VALDURIEZ, P
    COMPUTER JOURNAL, 1993, 36 (08): : 734 - 740
  • [43] Parallel Architectures and Bioinspired Algorithms
    Ignacio Hidalgo, J.
    Fernandez, Francisco
    Lanchares, Juan
    Cantu-Paz, Erick
    Zomaya, Albert
    PARALLEL COMPUTING, 2010, 36 (10-11) : 553 - 554
  • [44] WEATHER FORECASTING ON PARALLEL ARCHITECTURES
    SELA, JG
    PARALLEL COMPUTING, 1995, 21 (10) : 1639 - 1654
  • [45] Interleaving on Parallel DSP Architectures
    Thomas Richter
    Gerhard P. Fettweis
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 39 : 161 - 173
  • [46] ATOMISTIC SIMULATIONS ON PARALLEL ARCHITECTURES
    KALIA, RK
    JIN, W
    DELEEUW, SW
    NAKANO, A
    VASHISHTA, P
    INTERNATIONAL JOURNAL OF QUANTUM CHEMISTRY, 1993, : 781 - 792
  • [47] PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS
    不详
    IEEE COMPUTATIONAL SCIENCE & ENGINEERING, 1995, 2 (02): : 87 - 87
  • [48] Parallel pipelined histogram architectures
    Cadenas, J.
    Sherratt, R. S.
    Huerta, P.
    ELECTRONICS LETTERS, 2011, 47 (20) : 1118 - 1119
  • [49] PARALLEL ARCHITECTURES AND COLLECTIVE ACCEPTANCE
    Morales Meneses, Jorge
    ARQUITECTURAS DEL SUR, 2005, 22 (31) : 52 - 57
  • [50] Update plans for parallel architectures
    Osborne, H
    ABSTRACT MACHINE MODELS FOR PARALLEL AND DISTRIBUTED COMPUTING, 1996, : 79 - 90