HARDWARE IMPLEMENTATION OF A PARALLEL NOISE CLEARING ALGORITHM

被引：0
|
作者：
ATIQUZZAMAN, M [1 ]
机构：
[1] KING FAHD UNIV PETR & MINERALS,DEPT ELECT ENGN,DHAHRAN 31261,SAUDI ARABIA
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1989年 / 26卷 / 02期
关键词：
D O I：
10.1016/0165-6074(89)90263-9
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：119 / 128
页数：10
相关论文
共 50 条
  • [31] Parallel Hardware Implementation of Walsh Hadamard Transform
    Mazumder, Pulak
    Chandra, Soumyadeep
    Rana, Sekhar
    Mukhopadhyay, Mainak
    Naskar, Mrinal Kanti
    JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2022, 81 (07): : 748 - 753
  • [32] Hardware Aspects of Parallel Neural Network Implementation
    Kouretas, I
    Paliouras, V
    2021 10TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2021,
  • [33] THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION
    Fabera, V.
    Musil, T.
    Rada, J.
    NEURAL NETWORK WORLD, 2017, 27 (06) : 541 - 555
  • [34] Hardware implementation of a novel inversion algorithm
    Naseer, M
    Savas, E
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 798 - 801
  • [35] Hardware Implementation of ADABOOST ALGORITHM and Verification
    Shi, Yuehua
    Zhao, Feng
    Zhang, Zhong
    2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3, 2008, : 343 - 346
  • [36] The Hardware Implementation of a Novel Genetic Algorithm
    Zhu, Zhenhuan
    Mulvaney, David
    Chouliaras, Vassilios
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 8, 2005, 8 : 173 - 178
  • [37] An optimized hardware implementation of the CORDIC algorithm
    Lyu, Fei
    Wu, Chaoran
    Wang, Yuxuan
    Pan, Hongbing
    Wang, Yu
    Luo, Yuanyong
    IEICE ELECTRONICS EXPRESS, 2022, 19 (21):
  • [38] Hardware implementation of a novel genetic algorithm
    Zhu, Z.
    Mulvaney, D. J.
    Chouliaras, V. A.
    NEUROCOMPUTING, 2007, 71 (1-3) : 95 - 106
  • [39] A hardware implementation in FPGA of the Rijndael algorithm
    Chitu, C
    Chien, D
    Chien, C
    Verbauwhede, I
    Chang, F
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
  • [40] Hardware implementation of block cipher algorithm
    School of Computer, Wuhan University, Wuhan 430079, China
    不详
    Harbin Gongye Daxue Xuebao, 2006, 9 (1558-1562):
12345