DESIGN METHODOLOGY FOR ANALOG MONOLITHIC CIRCUITS

被引：6

作者：

HOSTICKA, BJ ^{[1
]}

BROCKHERDE, W ^{[1
]}

KLINKE, R ^{[1
]}

KOKOZINSKI, R ^{[1
]}

机构：

[1] FRAUNHOFER INST MICROELECTR CIRCUITS & SYST, ANALOG INTEGRATED CIRCUIT DESIGN RES GRP, D-47057 DUISBURG, GERMANY

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 1994年 / 41卷 / 05期

关键词：

D O I：

10.1109/81.296332

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This contribution describes an approach to design methodology for analog monolithic circuits. The underlying philosophy relies on use of three description domains-functional, structural, and geometrical-and two design tasks-synthesis and analysis. Based on this, the basic design path is described and several design styles are demonstrated. Finally, appropriate CAD and related issues are discussed.

引用

页码：387 / 394

页数：8

共 50 条

[1] MONOLITHIC ANALOG MICROWAVE CIRCUITS
YODER, MN
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (11) : 2176 - 2176
[2] Static design methodology dedicated to low power analog circuits
Rudolff, F
Guigues, F
Kussener, E
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
[3] PRECISION TRIM TECHNIQUE FOR MONOLITHIC ANALOG CIRCUITS
ERDI, G
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (06) : 412 - 416
[4] Physical Design Methodology for Analog Circuits In A System-On-A-Chip Environment
Soenen, Eric
ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2009, : 73 - 73
[5] Novel design methodology for short-channel MOSFET analog circuits
Pinto, RLO
Maloberti, F
3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 270 - 276
[6] A tool for automatic design of analog circuits based on gm/ID methodology
Girardi, Alessandro
Cortes, Fernando Paixdo
Bampi, Sergio
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4643 - +
[7] Resizing methodology for CMOS analog circuits
Levi, Timothee
Tomas, Jean
Lewis, Noeelle
Fouillat, Pascal
VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
[8] A CMOS Resizing Methodology for Analog Circuits
Levi, Timothee
Tomas, Jean
Lewis, Noelle
Fouillat, Pascal
IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (01): : 78 - 86
[9] Design Methodology for Yield Enhancement of Switched-Capacitor Analog Integrated Circuits
Luo, Pei-Wen
Chen, Jwu-E
Wey, Chin-Long
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (01): : 352 - 361
[10] Application of a statistical design methodology to low voltage analog MOS integrated circuits
Tarim, TUB
Ismail, M
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 117 - 120

← 1 2 3 4 5 →