首页
学术期刊
论文检测
AIGC检测
热点
更多
数据
ESTIMATION OF MAXIMUM CURRENTS IN MOS IC LOGIC-CIRCUITS
被引:47
|
作者
:
CHOWDHURY, S
论文数:
0
引用数:
0
h-index:
0
机构:
Department of Electrical and Computer Engineering, University of Iowa, Iowa City
CHOWDHURY, S
BARKATULLAH, JS
论文数:
0
引用数:
0
h-index:
0
机构:
Department of Electrical and Computer Engineering, University of Iowa, Iowa City
BARKATULLAH, JS
机构
:
[1]
Department of Electrical and Computer Engineering, University of Iowa, Iowa City
来源
:
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
|
1990年
/ 9卷
/ 06期
基金
:
美国国家科学基金会;
关键词
:
D O I
:
10.1109/43.55194
中图分类号
:
TP3 [计算技术、计算机技术];
学科分类号
:
0812 ;
摘要
:
Current estimates are needed in integrated circuits (IC) for accurate timing analysis and for reliable design of power and ground buses. Maximum current estimates are of particular interest, especially with respect to the design of power and ground buses. This paper deals with estimating currents in nMOS/CMOS IC logic circuits at three levels of hierarchies: gate level, macro-level, and power/ground distribution level. Models are developed for estimating currents in nMOS/CMOS gates. These models are used to estimate currents in a macro in response to input excitations. Algorithms are developed to estimate the maximum current requirement for a macro and to identify the input excitation at which the maximum current occurs. The macro-currents are used to estimate the maximum currents in the segments of power (ground) distribution systems. Some of the algorithms provide tradeoff between runtime and quality of solutions. Experimental results are included. © 1990 IEEE
引用
收藏
页码:642 / 654
页数:13
相关论文
共 50 条
[21]
FUNCTIONAL SPECIFICATION AND TESTING OF LOGIC-CIRCUITS
ABADIR, MS
论文数:
0
引用数:
0
h-index:
0
机构:
SIMON FRASER UNIV,DEPT COMP SCI,BURNABY V5A 1S6,BC,CANADA
SIMON FRASER UNIV,DEPT COMP SCI,BURNABY V5A 1S6,BC,CANADA
ABADIR, MS
REGHBATI, HK
论文数:
0
引用数:
0
h-index:
0
机构:
SIMON FRASER UNIV,DEPT COMP SCI,BURNABY V5A 1S6,BC,CANADA
SIMON FRASER UNIV,DEPT COMP SCI,BURNABY V5A 1S6,BC,CANADA
REGHBATI, HK
COMPUTERS & MATHEMATICS WITH APPLICATIONS,
1985,
11
(12)
: 1143
-
1153
[22]
ON DETERMINING SYMMETRIES IN INPUTS OF LOGIC-CIRCUITS
POMERANZ, I
论文数:
0
引用数:
0
h-index:
0
机构:
The Electrical and Computer Engineering Department, University of Iowa, lowa City
POMERANZ, I
REDDY, SM
论文数:
0
引用数:
0
h-index:
0
机构:
The Electrical and Computer Engineering Department, University of Iowa, lowa City
REDDY, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,
1994,
13
(11)
: 1428
-
1434
[23]
TESTING OF ZIPPER CMOS LOGIC-CIRCUITS
TONG, Q
论文数:
0
引用数:
0
h-index:
0
机构:
Department of Electrical Engineering, Princeton University, Princeton
TONG, Q
JHA, NK
论文数:
0
引用数:
0
h-index:
0
机构:
Department of Electrical Engineering, Princeton University, Princeton
JHA, NK
IEEE JOURNAL OF SOLID-STATE CIRCUITS,
1990,
25
(03)
: 877
-
880
[24]
PARTITIONING OF LOGIC-CIRCUITS FOR EXHAUSTIVE TESTING
LALA, PK
论文数:
0
引用数:
0
h-index:
0
机构:
SUNY STONY BROOK,DEPT ELECT ENGN,STONY BROOK,NY 13244
SUNY STONY BROOK,DEPT ELECT ENGN,STONY BROOK,NY 13244
LALA, PK
TAO, DL
论文数:
0
引用数:
0
h-index:
0
机构:
SUNY STONY BROOK,DEPT ELECT ENGN,STONY BROOK,NY 13244
SUNY STONY BROOK,DEPT ELECT ENGN,STONY BROOK,NY 13244
TAO, DL
INTERNATIONAL JOURNAL OF ELECTRONICS,
1990,
69
(02)
: 225
-
231
[25]
PSEUDO-BOOLEAN LOGIC-CIRCUITS
HAYES, JP
论文数:
0
引用数:
0
h-index:
0
机构:
UNIV SO CALIF,DEPT DERMATOL,LOS ANGELES,CA 90089
HAYES, JP
IEEE TRANSACTIONS ON COMPUTERS,
1986,
35
(07)
: 602
-
612
[26]
INTERFACING LOGIC-CIRCUITS AND INDUCTIVE LOADS
SWEDEN, R
论文数:
0
引用数:
0
h-index:
0
SWEDEN, R
ELECTRONIC ENGINEERING,
1977,
49
(594):
: 21
-
22
[27]
PUNCHTHROUGH ANALYSIS OF JOSEPHSON LOGIC-CIRCUITS
HARRIS, EP
论文数:
0
引用数:
0
h-index:
0
HARRIS, EP
CHANG, WH
论文数:
0
引用数:
0
h-index:
0
CHANG, WH
IEEE TRANSACTIONS ON MAGNETICS,
1983,
19
(03)
: 1209
-
1212
[28]
AN ALGORITHM FOR DESIGNING MULTIPLEXER LOGIC-CIRCUITS
EKTARE, AB
论文数:
0
引用数:
0
h-index:
0
EKTARE, AB
MITAL, DP
论文数:
0
引用数:
0
h-index:
0
MITAL, DP
INTERNATIONAL JOURNAL OF ELECTRONICS,
1980,
49
(02)
: 103
-
114
[29]
SIMULATING LOGIC-CIRCUITS - A MULTIPROCESSOR APPLICATION
BRADLEY, E
论文数:
0
引用数:
0
h-index:
0
机构:
MIT,COMP SCI LAB,CAMBRIDGE,MA 02139
MIT,COMP SCI LAB,CAMBRIDGE,MA 02139
BRADLEY, E
HALSTEAD, RH
论文数:
0
引用数:
0
h-index:
0
机构:
MIT,COMP SCI LAB,CAMBRIDGE,MA 02139
MIT,COMP SCI LAB,CAMBRIDGE,MA 02139
HALSTEAD, RH
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING,
1987,
16
(04)
: 305
-
338
[30]
TESTING LOGIC-CIRCUITS WITH COMPRESSED DATA
FUJIWARA, H
论文数:
0
引用数:
0
h-index:
0
FUJIWARA, H
KINOSHITA, K
论文数:
0
引用数:
0
h-index:
0
KINOSHITA, K
JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING,
1979,
3
(3-4):
: 211
-
225
←
1
2
3
4
5
→