共 24 条
- [1] Generalized trace-back techniques for survivor memory management in the Viterbi algorithm Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1993, 5 (01): : 85 - 94
- [2] Dynamic power optimization of the trace-back process for the Viterbi algorithm 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 721 - 724
- [4] A VLSI design for Viterbi decoder with trace-back SIBERIAN RUSSIAN WORKSHOPS AND TUTORIALS ON ELECTRON DEVICES AND MATERIALS, EDM 2002, VOL 2, PROCEEDINGS, 2002, : 18 - 20
- [5] A viterbi decoder core with no trace-back unit ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 374 - 377
- [6] A high-speed, low-power interleaved trace-back memory for Viterbi Decoder 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2801 - 2804
- [7] A viterbi decoder with low-power trace-back memory structure for wireless pervasive communications INTERNATIONAL SYMPOSIUM ON WIRELESS PERVASIVE COMPUTING 2006, CONFERENCE PROGRAM, 2006, : 75 - +
- [9] Efficient implementation of trace-back unit in a reconfigurable Viterbi decoder fabric 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1048 - 1050
- [10] Design of soft-output Viterbi decoders with hybrid trace-back processing PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 69 - 72