A CIRCUIT-LEVEL SIMULATION-MODEL OF PNPN DEVICES

被引:5
作者
BRAMBILLA, A
DALLAGO, E
机构
[1] Department of Electrical Engineering, University of Pavia
关键词
D O I
10.1109/43.62770
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A numerical model of a three junction device is presented. It allows the simulation of the external characteristics of the PNPN family devices and in this work the simulation of the gate turn-off thy-ristor (GTO) is particularly considered. The authors explain the reasons that led to the realization of this new model by reviewing previous works in this area. The developed model is based upon the Ebers-Moll equations extended to include the three-junction devices and it is implemented (built-in) in the source code of the SPICE2 circuit simulator. A detailed description of the implementation of the model equations as well as different tests are reported and discussed. The obtained results are in accordance with the measurements from the devices reported on data sheets and the computation time is sufficiently short. © 1990 IEEE
引用
收藏
页码:1254 / 1264
页数:11
相关论文
共 30 条
[1]   THE EVOLUTION OF POWER DEVICE TECHNOLOGY [J].
ADLER, MS ;
OWYANG, KW ;
BALIGA, BJ ;
KOKOSA, RA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (11) :1570-1591
[2]  
Antognetti P, 1988, SEMICONDUCTOR DEVICE
[3]  
Antognetti P., 1986, POWER INTEGRATED CIR
[4]   A UNIFIED SCR MODEL FOR CONTINUOUS TOPOLOGY CADA [J].
AVANT, RL ;
LEE, FC .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1984, 31 (04) :352-361
[5]   2500-V 600-A GATE TURN-OFF THYRISTOR (GTO) [J].
AZUMA, M ;
KURATA, M ;
TAKIGAMI, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (03) :270-274
[6]   A SPICE2 SCR MODEL FOR POWER CIRCUIT ANALYSIS [J].
BARILI, A ;
COTTAFAVA, G ;
DALLAGO, E .
COMPUTER-AIDED DESIGN, 1984, 16 (05) :279-284
[7]  
BERG H, 1984, IEEE IAS ANN P, P700
[8]  
BERTOTTI F, 1985, CIRCUITI INTEGRATI B
[9]  
DOHEN E, 1976, ERLM592 U CAL MEM
[10]  
FUKUI H, 1982, 1982 PCI MAR P, P268