A 5 V-ONLY 64K DYNAMIC RAM BASED ON HIGH S-N DESIGN

被引：37

作者：

MASUDA, H

HORI, R

KAMIGAKI, Y

ITOH, K

KAWAMOTO, H

KATTO, H

机构：

[1] HITACHI LTD,CTR DEVICE DEV,KOKUBUNJI,TOKYO 185,JAPAN

[2] HITACHI LTD,MUSASHI WORKS,KOKUBUNJI,TOKYO 185,JAPAN

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1980年 / 15卷 / 05期

关键词：

D O I：

10.1109/JSSC.1980.1051481

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：846 / 854

页数：9

共 15 条

[1]

CENKER R, 1979, ISSCC DIG TECH PAPER, P150

[2] DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].

DENNARD, RH ;

GAENSSLEN, FH ;

YU, HN ;

RIDEOUT, VL ;

BASSOUS, E ;

LEBLANC, AR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268

[3] FUNDAMENTAL LIMITATIONS IN MICROELECTRONICS .1. MOS TECHNOLOGY [J].

HOENEISEN, B ;

MEAD, CA .

SOLID-STATE ELECTRONICS, 1972, 15 (07) :819-+

[4]

ITOH K, 1978, 1978 ESSCIRC DIG SEP, P103

[5]

LEE I, 1979, ISSCC DIG TECH PAPER, P146

[6] OPTIMIZATION OF LATCHING PULSE FOR DYNAMIC FLIP-FLOP SENSORS [J].

LYNCH, WT ;

BOLL, HJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (02) :49-55

[7] CHARACTERISTICS AND LIMITATION OF SCALED-DOWN MOSFETS DUE TO 2-DIMENSIONAL FIELD-EFFECT [J].

MASUDA, H ;

NAKAI, M ;

KUBO, M .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (06) :980-986

[8] SINGLE 5-V, 64K RAM WITH SCALED-DOWN MOS STRUCTURE [J].

MASUDA, H ;

HORI, R ;

KAMIGAKI, Y ;

ITOH, K .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (04) :672-677

[9]

MASUDA H, 1979, ELECTRON COMMUN ENG

[10] 64 KBIT MOS DYNAMIC RANDOM-ACCESS MEMORY [J].

NATORI, K ;

OGURA, M ;

IWAI, H ;

MAEGUCHI, K ;

TAGUCHI, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :482-485

← 1 2 →