A HEURISTIC ALGORITHM FOR GATE ASSIGNMENT IN ONE-DIMENSIONAL ARRAY APPROACH

被引：10
作者：
FUJII, T
HORIKAWA, H
KIKUNO, T
YOSHIDA, N
机构：
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1987年 / 6卷 / 02期
关键词：
D O I：
10.1109/TCAD.1987.1270259
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：159 / 164
页数：6
相关论文
共 10 条
[1]  
ASANO T, 1982, J DIGITAL SYST, V6, P1
[2]  
Fujii T., 1985, 1985 International Symposium on Circuits and Systems. Proceedings (Cat. No.85CH2114-7), P1451
[3]  
HORIKAWA H, 1985, THESIS HIROSHIMA U
[4]  
KANI K, 1983, FUNDAMENTALS VLSI CA, P136
[5]  
KASHIWABARA T, 1979, 1979 P INT S CIRC SY, P657
[6]  
KAWANISHI H, 1976, T IECE JAPAN A, V59, P141
[7]   A DENSE GATE MATRIX LAYOUT METHOD FOR MOS VLSI [J].
LOPEZ, AD ;
LAW, HFS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (04) :736-740
[8]   ONE-DIMENSIONAL LOGIC GATE ASSIGNMENT AND INTERVAL GRAPHS [J].
OHTSUKI, T ;
MORI, H ;
KUH, ES ;
KASHIWABARA, T ;
FUJISAWA, T .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (09) :675-684
[9]   LARGE SCALE INTEGRATION OF MOS COMPLEX LOGIC - A LAYOUT METHOD [J].
WEINBERGER, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1967, SC 2 (04) :182-+
[10]  
Wing O., 1985, 1985 International Symposium on Circuits and Systems. Proceedings (Cat. No.85CH2114-7), P199
1