GRAPHICAL ANALYSIS OF A DIGITAL PHASE-LOCKED LOOP

被引：3
|
作者：
RUSSO, F [1 ]
机构：
[1] UNIV PISA,DEPT ELECT ENGN,I-56100 PISA,ITALY
来源：
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS | 1979年 / 15卷 / 01期
关键词：
D O I：
10.1109/TAES.1979.308799
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
引用
收藏
页码：88 / 94
页数：7
相关论文
共 50 条
  • [41] Extending locked range of digital phase-locked loop by prediction estimation of states
    Zhao, Yi-Bo
    Luo, Xiao-Shu
    Zhang, Dao-Yang
    Feng, Jiu-Chao
    Tongxin Xuebao/Journal on Communications, 2008, 29 (09): : 68 - 72
  • [42] A high lock-in speed digital phase-locked loop
    Shi, Hao
    Yan, Puqiang
    IEEE Transactions on Communications, 1991, 39 (03): : 365 - 368
  • [43] Implementation of a digital phase-locked loop using CORDIC algorithm
    Vuori, J
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 164 - 167
  • [44] Unbiased Finite-Memory Digital Phase-Locked Loop
    You, Sung Hyun
    Pak, Jung Min
    Ahn, Choon Ki
    Shi, Peng
    Lim, Myo Taeg
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (08) : 798 - 802
  • [45] Memory parameterized FIR filtering for digital phase-locked loop
    Pak, Jung Min
    IEICE ELECTRONICS EXPRESS, 2019, 16 (06)
  • [46] An open and flexible digital phase-locked loop for optical metrology
    Tourigny-Plante, Alex
    Michaud-Belleau, Vincent
    Hebert, Nicolas Bourbeau
    Bergeron, Hugo
    Genest, Jerome
    Deschenes, Jean-Daniel
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2018, 89 (09):
  • [47] DIGITAL PHASE-LOCKED LOOP SYSTEM OF RESONANCE VOLTAGE INVERTER
    Zubkov I.S.
    Hutsaliuk V.Y.
    Yurchenko O.M.
    Technical Electrodynamics, 2022, 2022 (02): : 27 - 34
  • [48] Compact realization of phase-locked loop using digital control
    Izumikawa, M
    Yamashina, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (04) : 544 - 549
  • [49] DIGITAL PHASE-LOCKED LOOP USING INJECTION LOCKING TECHNIQUE
    OMACHI, T
    YAMAMOTO, H
    MORI, S
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1976, 59 (06): : 27 - 36
  • [50] A HIGH LOCK-IN SPEED DIGITAL PHASE-LOCKED LOOP
    SHI, H
    YAN, PQ
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1991, 39 (03) : 365 - 368
12345