Performance Characterization and Majority Gate Design for MESO-Based Circuits

被引：13

作者：

Liang, Zhaoxin ^{[1
]}

Mankalale, Meghna G. ^{[1
]}

Hu, Jiaxi ^{[1
]}

Zhao, Zhengyang ^{[1
]}

Wang, Jian-Ping ^{[1
]}

Sapatnekar, Sachin S. ^{[1
]}

机构：

[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA

来源：

IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS | 2018年 / 4卷 / 02期

关键词：

Inverse spin-orbit coupling (ISOC); magnetoelectric (ME) coupling; majority gate; simulation; spintronics;

D O I：

10.1109/JXCDC.2018.2874805

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Magnetoelectric spin-orbit (MESO) logic is a promising spin-based post-CMOS logic computation paradigm. This paper explores the application of the basic MESO device concept to more complex logic structures. A simulation framework is first developed to facilitate the performance evaluation of MESO-based circuits. Based on the analysis, it is seen that inadvertent logic errors may potentially be introduced in cascaded MESO stages due to sneak paths, and solutions for overcoming this problem with a short pulse and two-phase evaluation are discussed. Next, the generalization of the MESO inverter structure to majority logic gates is shown. Two implementations, based on different physical mechanisms, are presented and a relative analysis of their speed and power characteristics is provided.

引用

页码：51 / 59

页数：9

共 24 条

[1]

Behin-Aein B, 2010, NAT NANOTECHNOL, V5, P266, DOI [10.1038/nnano.2010.31, 10.1038/NNANO.2010.31]

[2] Electric-field control of local ferromagnetism using a magnetoelectric multiferroic [J].

Chu, Ying-Hao ;

Martin, Lane W. ;

Holcomb, Mikel B. ;

Gajek, Martin ;

Han, Shu-Jen ;

He, Qing ;

Balke, Nina ;

Yang, Chan-Ho ;

Lee, Donkoun ;

Hu, Wei ;

Zhan, Qian ;

Yang, Pei-Ling ;

Fraile-Rodriguez, Arantxa ;

Scholl, Andreas ;

Wang, Shan X. ;

Ramesh, R. .

NATURE MATERIALS, 2008, 7 (06) :478-482

[3] SPIN POLARIZATION OF CONDUCTION ELECTRONS INDUCED BY ELECTRIC-CURRENT IN 2-DIMENSIONAL ASYMMETRIC ELECTRON-SYSTEMS [J].

EDELSTEIN, VM .

SOLID STATE COMMUNICATIONS, 1990, 73 (03) :233-235

[4]

He X, 2010, NAT MATER, V9, P579, DOI [10.1038/NMAT2785, 10.1038/nmat2785]

[5] Deterministic switching of ferromagnetism at room temperature using an electric field [J].

Heron, J. T. ;

Bosse, J. L. ;

He, Q. ;

Gao, Y. ;

Trassin, M. ;

Ye, L. ;

Clarkson, J. D. ;

Wang, C. ;

Liu, Jian ;

Salahuddin, S. ;

Ralph, D. C. ;

Schlom, D. G. ;

Iniguez, J. ;

Huey, B. D. ;

Ramesh, R. .

NATURE, 2014, 516 (7531) :370-+

[6] The effect of output-input isolation on the scaling and energy consumption of all-spin logic devices [J].

Hu, Jiaxi ;

Haratipour, Nazila ;

Koester, Steven J. .

JOURNAL OF APPLIED PHYSICS, 2015, 117 (17)

[7] Energy/Delay Tradeoffs in All-Spin Logic Circuits [J].

Liang, Zhaoxin ;

Sapatnekar, Sachin S. .

IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2016, 2 :10-19

[8]

Manipatruni S., 2017, SPIN ORBIT LOGIC MAG

[9] STEM: A Scheme for Two-Phase Evaluation of Majority Logic [J].

Mankalale, Meghna G. ;

Liang, Zhaoxin ;

Sapatnekar, Sachin S. .

IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (04) :606-615

[10] Spin-transfer torque generated by a topological insulator [J].

Mellnik, A. R. ;

Lee, J. S. ;

Richardella, A. ;

Grab, J. L. ;

Mintun, P. J. ;

Fischer, M. H. ;

Vaezi, A. ;

Manchon, A. ;

Kim, E. -A. ;

Samarth, N. ;

Ralph, D. C. .

NATURE, 2014, 511 (7510) :449-+

← 1 2 3 →