共 11 条
[1]
SMART AND FAST - TEST-GENERATION FOR VLSI SCAN-DESIGN CIRCUITS
[J].
IEEE DESIGN & TEST OF COMPUTERS,
1986, 3 (04)
:43-54
[2]
Brglez F., 1985, P IEEE INT S CIRCUIT, P677
[3]
NEURAL NET AND BOOLEAN SATISFIABILITY MODELS OF LOGIC-CIRCUITS
[J].
IEEE DESIGN & TEST OF COMPUTERS,
1990, 7 (05)
:54-57
[4]
CHENG WT, 1990, J ELECTRONIC TESTING, V1, P7
[5]
FUJIWARA H, 1983, IEEE T COMPUT, V32, P1137, DOI 10.1109/TC.1983.1676174
[6]
GOEL P, 1981, IEEE T COMPUT, V30, P215, DOI 10.1109/TC.1981.1675757
[7]
Kirkland T., 1987, 24th ACM/IEEE Design Automation Conference Proceedings 1987, P502, DOI 10.1145/37888.37963
[8]
PAN YQ, 1991, 1991 P PAC RIM INT S, P128
[9]
RAJSKI J, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P25, DOI 10.1109/TEST.1990.113997