SHARED BUFFER MEMORY SWITCH FOR AN ATM EXCHANGE

被引:49
作者
ENDO, N
KOZAKI, T
OHUCHI, T
KUWAHARA, H
GOHARA, S
机构
[1] KOKUSAI ELECT CO LTD,TOKYO 19011,JAPAN
[2] HITACHI LTD,DIV TELECOMMUN,KANAGAWA 244,JAPAN
关键词
D O I
10.1109/26.212382
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes an asynchronous transfer mode (ATM) switch architecture called a shared buffer memory switch, whose output cell buffers are shared among all the output ports of the switch. Buffer sharing can reduce the amount of hardware compared with that of a separated buffer memory switch. Moreover, modifying the memory control circuits of the switch makes the memory switch flexible enough to perform functions such as priority control and multicast. Experimental measurements and a discussion about the traffic characteristics of switch architecture are carried out to determine how much buffer memory will be reduced through buffer sharing under various traffic conditions and to roughly estimate how many buffers are needed for the switch to meet certain requirements. The resultant estimate shows that buffer sharing reduces the necessary buffer memory to less than 1/5 of what would otherwise be required, and the required buffer size is about 128 cells/output for a 32 x 32 switch when considering bursty traffic conditions. LSI implementation is also discussed to show that a 32 x 32 switch can be composed of about 12 chips mounted on one printed board.
引用
收藏
页码:237 / 245
页数:9
相关论文
共 50 条
[41]   Methods for storing arriving cells in a shared multi-buffer ATM switch [J].
Shibata, Atsushi ;
Inai, Hiroshi ;
Yamakita, Jiro .
Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1999, 82 (02) :39-47
[42]   TRAFFIC MANAGEMENT CIRCUIT FOR THE SHARED BUFFER MEMORY SWITCH WITH MULTICASTING [J].
WU, JS ;
KUO, FJ .
COMPUTER COMMUNICATIONS, 1993, 16 (11) :736-739
[43]   A CAM-based VLSI architecture for shared buffer ATM switch with fuzzy controlled buffer management [J].
Dou, C ;
Shieh, MD .
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, :149-152
[44]   A new memory controller for the shared multibuffer ATM switch with multicast functions [J].
Chang, RC ;
Hsieh, CY .
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, :E502-E505
[45]   On multicast support for shared-memory-based ATM switch architecture [J].
Kumar, S ;
Agrawal, DP .
IEEE NETWORK, 1996, 10 (01) :34-39
[46]   Design of a shared multi-buffer ATM switch with enhanced throughput in multicast environments [J].
Lee, JongIck ;
Sohn, JongMoo ;
Lee, MoonKey .
IEEE ATM Workshop, Proceedings, 1999, :455-461
[47]   A novel approach of analyzing exact cell loss probability of shared buffer ATM switch [J].
Hao, Y ;
Wei, D ;
Zhu, XH .
PERFORMANCE AND CONTROL OF NETWORK SYSTEMS II, 1998, 3530 :453-460
[48]   Efficient buffer sharing in shared memory ATM systems with space priority traffic [J].
Roy, R ;
Panwar, SS .
IEEE COMMUNICATIONS LETTERS, 2002, 6 (04) :162-164
[49]   Dynamic buffer allocation in an ATM switch [J].
Yaprak, E ;
Chronopoulos, AT ;
Psarris, K ;
Xiao, Y .
COMPUTER NETWORKS, 1999, 31 (18) :1927-1933
[50]   Queue management for shared buffer and shared multi-buffer ATM switches [J].
Lin, YS ;
Shung, CB .
IEEE INFOCOM '96 - FIFTEENTH ANNUAL JOINT CONFERENCE OF THE IEEE COMPUTER AND COMMUNICATIONS SOCIETIES: NETWORKING THE NEXT GENERATION, PROCEEDINGS VOLS 1-3, 1996, :688-695