DEVICE MODEL FOR BURIED-CHANNEL CCDS AND MOSFETS WITH GAUSSIAN IMPURITY PROFILES

被引:21
|
作者
TAYLOR, GW [1 ]
CHATTERJEE, PK [1 ]
CHAO, HH [1 ]
机构
[1] TEXAS INSTRUMENTS INC,ADV COMPONENTS LAB,DALLAS,TX 75265
关键词
D O I
10.1109/T-ED.1980.19840
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:199 / 208
页数:10
相关论文
共 50 条
  • [31] Statistical Compact Modeling of Low Frequency Noise in Buried-Channel, Native, and Standard MOSFETs
    Mavredakis, Nikolaos
    Bucher, Matthias
    Habas, Predrag
    Acovic, Alexandre
    Meyer, Rene
    2017 INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2017,
  • [32] ONLINE EXTRACTION OF MODEL PARAMETERS OF A LONG BURIED-CHANNEL MOSFET
    BHATTACHARYYA, AB
    RATNAM, P
    NAGCHOUDHURI, D
    RUSTAGI, SC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (03) : 545 - 550
  • [33] POTENTIAL AND ELECTRON-DISTRIBUTION MODEL FOR THE BURIED-CHANNEL MOSFET
    VANDERTOL, MJ
    CHAMBERLAIN, SG
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (04) : 670 - 689
  • [34] Performance of Deep-Depletion Buried-Channel n-MOSFETs for CMOS Image Sensors
    Stefanov, Konstantin D.
    Zhang, Zhige
    Damerell, Chris
    Burt, David
    Kar-Roy, Arjun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (12) : 4173 - 4179
  • [35] Errors Limiting Split-CV Mobility Extraction Accuracy in Buried-Channel InGaAs MOSFETs
    Morassi, Luca
    Verzellesi, Giovanni
    Zhao, Han
    Lee, Jack C.
    Veksler, Dmitry
    Bersuker, Gennadi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (04) : 1068 - 1075
  • [36] Characterization of Noise Behavior of Ultrathin Inversion-Channel and Buried-Channel SOI MOSFETs in the Subthreshold Bias Range
    Ito, T.
    Sato, S.
    Omura, Y.
    2014 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK), 2014,
  • [37] CHARACTERISTICS OF A BURIED-CHANNEL GRADED DRAIN WITH PUNCHTHROUGH STOPPER (BGP) MOS DEVICE
    SUNAMI, H
    SHIMOHIGASHI, K
    HASHIMOTO, N
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (04) : 607 - 610
  • [38] A PREDICTOR CAD MODEL FOR BURIED-CHANNEL MOS-TRANSISTORS
    WENG, KCK
    YANG, P
    CHERN, JH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (01) : 4 - 16
  • [39] DESIGN CONSIDERATIONS FOR A 2-PHASE, BURIED-CHANNEL, CHARGE-COUPLED DEVICE
    MCKENNA, J
    SCHRYER, NL
    WALDEN, RH
    BELL SYSTEM TECHNICAL JOURNAL, 1974, 53 (08): : 1581 - 1597
  • [40] TWO-DIMENSIONAL TRANSIENT ANALYSIS OF A BURIED-CHANNEL CHARGE-COUPLED DEVICE
    HSIEH, HC
    LUK, TW
    SOLID-STATE ELECTRONICS, 1984, 27 (03) : 213 - 224