ISOPLANAR INTEGRATED INJECTION LOGIC - HIGH-PERFORMANCE BIPOLAR TECHNOLOGY

被引:18
|
作者
HENNIG, F [1 ]
HINGARH, HK [1 ]
OBRIEN, D [1 ]
VERHOFSTADT, PWJ [1 ]
机构
[1] FAIRCHILD CAMERA & INSTR CORP,PALO ALTO,CA 94304
关键词
D O I
10.1109/JSSC.1977.1050855
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:101 / 109
页数:9
相关论文
共 50 条
  • [41] Monolithically Integrated GaN Ring Oscillator Based on High-Performance Complementary Logic Inverters
    Zheng, Zheyang
    Song, Wenjie
    Zhang, Li
    Yang, Song
    Wei, Jin
    Chen, Kevin J.
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (01) : 26 - 29
  • [42] Hardware Implementation of High-Performance Fuzzy Computations Based on Programmable Logic Integrated Circuits
    A. E. Vasil’ev
    G. S. Vasil’yanov
    D. F. Cabezas Tapia
    A. E. Pereverzev
    Nguyen Boi Hue
    Journal of Communications Technology and Electronics, 2017, 62 : 1414 - 1426
  • [43] Hardware Implementation of High-Performance Fuzzy Computations Based on Programmable Logic Integrated Circuits
    Vasil'ev, A. E.
    Vasil'yanov, G. S.
    Tapia, D. F. Cabezas
    Pereverzev, A. E.
    Nguyen Boi Hue
    JOURNAL OF COMMUNICATIONS TECHNOLOGY AND ELECTRONICS, 2017, 62 (12) : 1414 - 1426
  • [44] AN ADVANCED HIGH-PERFORMANCE TRENCH-ISOLATED SELF-ALIGNED BIPOLAR TECHNOLOGY
    LI, GP
    NING, TH
    CHUANG, CT
    KETCHEN, MB
    TANG, DDL
    MAUER, J
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2246 - 2254
  • [45] DEVICE DESIGN ISSUES FOR A HIGH-PERFORMANCE BIPOLAR TECHNOLOGY WITH SI OR SIGE EPITAXIAL BASE
    BURGHARTZ, JN
    CRESSLER, JD
    JENKINS, KA
    SUN, JYC
    STORK, JMC
    COMFORT, JH
    BRUNNER, TA
    STANIS, CL
    MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 11 - 14
  • [46] A SELF-ALIGNED SELECTIVE MBE TECHNOLOGY FOR HIGH-PERFORMANCE BIPOLAR-TRANSISTORS
    SATO, F
    TAKEMURA, H
    TASHIRO, T
    HIRAYAMA, H
    HIROI, M
    KOYAMA, K
    NAKAMAE, M
    NEC RESEARCH & DEVELOPMENT, 1991, 32 (04): : 543 - 548
  • [47] A novel local interconnect technology (MSD) for high-performance logic LSIs with embedded SRAM
    Uehara, T
    Nakabayashi, T
    Segawa, M
    Yamashita, K
    Arai, M
    Ukeda, T
    Yabu, T
    Kobayashi, S
    Yamanaka, M
    Saiki, M
    Okuyama, H
    Kanda, A
    Ogura, M
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 142 - 143
  • [48] Integration of trench DRAM into a high-performance 0.18 μm logic technology with copper BEOL
    Crowder, S
    Hannon, R
    Ho, H
    Sinitsky, D
    Wu, S
    Winstel, K
    Khan, B
    Stiffler, SR
    Iyer, SS
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 1017 - 1020
  • [49] Enabling high-performance mixed-signal system-on-a-chip (SoC) in high performance logic CMOS technology
    Franca-Neto, LM
    Pardy, P
    Ly, MP
    Rangel, R
    Suthar, S
    Syed, T
    Bloechel, B
    Lee, S
    Burnett, C
    Cho, D
    Kau, D
    Fazio, A
    Soumyanath, K
    2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 164 - 167
  • [50] Circuit applications of high-performance SiGe:C HBTs integrated in BiCMOS technology
    Winkler, W
    Borngräber, J
    Heinemann, B
    Rücker, H
    Barth, R
    Bauer, J
    Bolze, D
    Drews, J
    Ehwald, KE
    Grabolla, T
    Haak, U
    Höppner, W
    Knoll, D
    Krüger, D
    Kuck, B
    Kurps, R
    Marschmeyer, M
    Richter, H
    Schley, P
    Schmidt, D
    Scholz, R
    Tillack, B
    Wolansky, D
    Wulf, HE
    Yamamoto, Y
    Zaumseil, P
    APPLIED SURFACE SCIENCE, 2004, 224 (1-4) : 297 - 305