PACKAGE INDUCTANCE CHARACTERIZATION AT HIGH-FREQUENCIES

被引:36
作者
TSAI, CT
机构
[1] Advanced Packaging Design & Automation Center, Motorola, Inc, Chandler, AZ, 85224
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING | 1994年 / 17卷 / 02期
关键词
PACKAGE INDUCTANCE MEASUREMENT; PACKAGE ELECTRICAL CHARACTERIZATION; HIGH FREQUENCY; LUMPED ELEMENT MODEL; GROUND PATH INDUCTANCE; NETWORK ANALYZER; LCZ TECHNIQUE;
D O I
10.1109/96.330432
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper describes a package inductance measurement technique based on network analysis and lumped element package model. Advantages of this technique include: 1. Measuring inductance over the same high operating frequencies of today's high-speed CMOS and ECL chips, 2. Providing information on a package's resonance frequencies and determining the limit of the lumped element model, and 3. Utilizing a simple one-port measurement method, procedure and fixture design. Different packages and interconnects including a 120QFP, a 296TAB tape, a multilayer 224PGA and bonding wires of different length were characterized using this technique. Where possible, the inductance results obtained by this technique were compared with both modeling data and measurement data obtained by the conventional LCZ technique. In addition, the experiments were extended to compare the effective inductance of the ground path of one-metal and two-metal 360TAB tapes. The results provide important guidelines in determining design tradeoffs between one-metal and two-metal TAB tapes.
引用
收藏
页码:175 / 181
页数:7
相关论文
共 7 条
[1]  
JANKO B, 1992, 40TH ARFTG ORL
[2]  
JONG JM, 1992, 42ND P ECTC, P730
[3]  
SUDO T, 1989, 39TH P ECC, P531
[4]  
TARTER T, 1991, JEDEC JC15 SUBC PROP
[5]  
TSAI CT, 1990, 9TH VLSI GAAS PKG WK
[6]  
TSAI CT, 1993, 43RD P ECTC, P635
[7]  
TUMMALA RR, 1989, MICROELEC PKG HDB, P136