MULTISTEP FUNCTION MOS-TRANSISTOR CIRCUITS

被引:0
|
作者
KARASAWA, S
YAMANOUCHI, K
机构
关键词
MOSFET; PUNCH-THROUGH EFFECT; QUANTIZING CIRCUIT; MULTIPLE-VALUED FLIP-FLOP;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes operating characteristics of a new device named multi-step function MOS transistor (MSF MOSFET) which has stair-shaped I-V curve caused by a stair-shaped gap between drain and gate. A quantizing inverter is obtained by using only a single MSF MOSFET as a coupling element of an emitter common amplifier. A pair of the quantizing inverters whose input and output are cross-coupled to each other has multi-stable states. This multiple-valued (MV) flip-flop is available for MV registers and MV memories whose states are changeable by an analog input voltage.
引用
收藏
页码:357 / 363
页数:7
相关论文
共 41 条
  • [1] Characterization of MOS transistor current mismatch
    Klimach, H
    Arnaud, A
    Schneider, MC
    Galup-Montoro, C
    SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 33 - 38
  • [2] Scaling limit of the MOS transistor - A ballistic MOSFET
    Natori, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (08) : 1029 - 1036
  • [3] Design of logic circuits on 5 nm MOS
    Chakraborty, Raktim
    Mandal, Jyotsna Kumar
    PHYSICA SCRIPTA, 2025, 100 (01)
  • [4] An analytical thermal noise model of the MOS transistor valid in all modes of operation
    Roy, AS
    Enz, CC
    Noise and Fluctuations, 2005, 780 : 741 - 744
  • [5] A high performance p-channel transistor: beta-MOS FET
    Yoh, K
    Koizumi, R
    Hashimoto, N
    Ikeda, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1996, 35 (2B): : 906 - 909
  • [6] Implementation of fully self-aligned bottom-gate MOS transistor
    Zhang, SD
    Han, RQ
    Zhang, ZK
    Huang, R
    Ko, PK
    Chan, MS
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (10) : 618 - 620
  • [7] Hybrid all-SiC MOS-gated bipolar transistor (MGT)
    Tang, Y
    Banerjee, S
    Chow, TP
    PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2002, : 53 - 56
  • [8] Dose verification system based on MOS transistor for real-time measurement
    Carvajal, M. A.
    Martinez-Garcia, M. S.
    Guirado, D.
    Banqueri, J.
    Palma, A. J.
    SENSORS AND ACTUATORS A-PHYSICAL, 2016, 247 : 269 - 276
  • [9] Novel δ-doped partially insulated junctionless transistor for mixed signal integrated circuits
    Patil, Ganesh C.
    Bonge, Vijaysinh H.
    Malode, Mayur M.
    Jain, Rahul G.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 90 : 247 - 256
  • [10] Utilizing Two Three-Transistor Structures for Designing Radiation Hardened Circuits
    Liu, Xin
    Chen, Jiaxin
    Liu, Yinyu
    Gu, Ke
    Wang, Siqi
    Bu, Jianhui
    Zhou, Quanfeng
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2024, 24 (01) : 68 - 76