共 50 条
- [34] The importance of using dual channel heterostructure in strained P-MOSFETs [J]. 2018 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRICAL ENGINEERING (ICCEE), 2018, : 3 - 7
- [35] Characterization of Noise Behavior of Ultrathin Inversion-Channel and Buried-Channel SOI MOSFETs in the Subthreshold Bias Range [J]. 2014 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK), 2014,
- [36] Vertical P-MOSFETs with heterojunction between source/drain and channel [J]. Annual Device Research Conference Digest, 2000, : 25 - 26
- [37] Statistical Compact Modeling of Low Frequency Noise in Buried-Channel, Native, and Standard MOSFETs [J]. 2017 INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2017,
- [39] Hall effect measurements in SiC buried-channel MOS devices [J]. SILICON CARBIDE AND RELATED MATERIALS 2003, PRTS 1 AND 2, 2004, 457-460 : 1287 - 1292
- [40] Asymmetry in effective-channel length of n- and p-MOSFETs [J]. SISPAD '97 - 1997 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 1997, : 21 - 24