ANOMALOUS NARROW CHANNEL-EFFECT IN TRENCH-ISOLATED BURIED-CHANNEL P-MOSFETS

被引:8
作者
MANDELMAN, JA
ALSMEIER, J
机构
[1] Microelectronics Division, IBM Semiconductor Research and Development Center, Hopewell Junction
[2] Siemens Components Inc., IBM Semiconductor Research and Development Center, Hopewell Junction
关键词
D O I
10.1109/55.338415
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An anomalous threshold voltage dependence on channel width measured on 0.25 mu m groundrule trench-isolated buried-channel p-MOSFET's is reported here. As the channel width is reduced, the magnitude of the threshold voltage first decreases before the onset of the expected sharp rise in Vt for widths narrower than 0.4 mu m. Modeling shows that a ''boron puddle'' is created near the trench bounded edge as a result of transient enhanced diffusion (TED) during the gate oxidation step. TED is governed by interstitials produced by a deep phosphorus implant, used for latchup suppression, diffusing towards the trench sidewall and top surface of the device. The presence of the ''boron puddle'' imposes a penalty on the off-current of narrow devices. A solution for minimizing the ''boron puddle'' is demonstrated with simulations, confirmed by measurements.
引用
收藏
页码:496 / 498
页数:3
相关论文
共 50 条
  • [21] NARROW CHANNEL-EFFECT ON N-CHANNEL AND P-CHANNEL DEVICES FABRICATED WITH THE SILO AND BOX ISOLATION TECHNIQUES
    COPPEE, JL
    FIGUERAS, E
    GOFFIN, B
    GLOESENER, D
    VANDEWIELE, F
    JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 749 - 752
  • [22] IMPROVEMENT IN NARROW CHANNEL-EFFECT BY AN ALTERNATIVE ISOLATION TECHNOLOGY
    ANDHARE, PN
    NAHAR, RK
    CHANDRA, S
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (04) : 647 - 654
  • [23] SHORT CHANNEL-EFFECT IN THIN-FILM ACCUMULATION-MODE P-CHANNEL SOI MOSFETS
    SMEYS, P
    CLERIX, A
    COLINGE, JP
    ELECTRONICS LETTERS, 1991, 27 (11) : 970 - 971
  • [24] SiGe channel p-MOSFETs scaling-down
    Andrieu, F
    Ernst, T
    Romanjek, K
    Weber, O
    Renard, C
    Hartmann, JM
    Toffoli, A
    Papon, AM
    Truche, R
    Holliger, P
    Brévard, L
    Ghibaudo, G
    Deleonibus, S
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 267 - 270
  • [25] Strained-Si channel heterojunction p-MOSFETS
    Armstrong, GA
    Maiti, CK
    SOLID-STATE ELECTRONICS, 1998, 42 (04) : 487 - 498
  • [26] Silicon-Germanium Channel Heterostructure p-MOSFETs
    Dash, Tara Prasanna
    Das, Sanghamitra
    Nanda, Rajib K.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING & COMMUNICATION SYSTEMS, MCCS 2015, 2018, 453 : 365 - 374
  • [27] Mobility enhancement in dual-channel P-MOSFETs
    Jung, JW
    Yu, SF
    Lee, ML
    Hoyt, JL
    Fitzgerald, EA
    Antoniadis, DA
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) : 1424 - 1431
  • [28] Theoretical Models for Low-Frequency Noise Behaviors of Buried-Channel MOSFETs
    Omura, Yasuhisa
    Sato, Shingo
    2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
  • [30] ANALYTICAL MODEL AND CHARACTERIZATION OF SMALL-GEOMETRY BURIED-CHANNEL DEPLETION MOSFETS
    YAMAGUCHI, T
    MORIMOTO, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (06) : 784 - 793