Design considerations of high voltage RESURF nLDMOS: An analytical and numerical study

被引：5
|
作者：
Abouelatta-Ebrahim, Mohamed [1 ,2 ]
Shaker, Ahmed [1 ]
Sayah, Gihan T. [3 ]
Gontrand, Christian [2 ]
Zekry, Abdelhalim [1 ]
机构：
[1] Ain Shams Univ, Fac Engn, Cairo 11517, Egypt
[2] Univ Lyon, INL, INSA Lyon, UMR5270,CNRS, F-69621 Villeurbanne, France
[3] Nucl Mat Author, Cairo, Egypt
来源：
AIN SHAMS ENGINEERING JOURNAL | 2015年 / 6卷 / 02期
关键词：
nLDMOS; 0.35 mu m BiCMOS; RESURF; Smart power integrated circuit (SPIC); Breakdown voltage; Specific ON-resistance;
D O I：
10.1016/j.asej.2014.12.003
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper, a RESURF high voltage (HV) nLDMOS is designed in 0.35 lm BiCMOS technology (STMicroelectronics technology-like). Optimization of the key device/process parameters of the device is performed using analytical approach and verified using advanced 2D numerical simulation. The results show excellent R-ON,R-SP/BV trade-off (BV approximate to 400 V and R-ON,R-SP 9.5 m Omega cm(2) for T-epi = 4 mu m and L-Drift = 17 mu m) without any added process complexity. The maximum obtained drain current is 1.8 mA/mu m at a gate voltage of 5 V. The designed device is suitable for smart power integration. (C) 2014 Faculty of Engineering, Ain Shams University. Production and hosting by Elsevier B. V. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).
引用
收藏
页码：501 / 509
页数：9
相关论文
共 50 条
  • [31] DESIGN CONSIDERATIONS FOR AVIONICS AND SPACEBORNE HIGH VOLTAGE PACKAGING.
    FRASSO, V.J.
    1982, V 22 (N 9): : 129 - 130
  • [32] Analytical models for the electric field distributions and breakdown voltage of Triple RESURF SOI LDMOS
    Hu, Xiarong
    Zhang, Bo
    Luo, Xiaorong
    Li, Zhaoji
    SOLID-STATE ELECTRONICS, 2012, 69 : 89 - 93
  • [33] THIN-LAYER HIGH-VOLTAGE DEVICES - (RESURF DEVICES)
    APPELS, JA
    COLLET, MG
    HART, PAH
    VAES, HMJ
    VERHOEVEN, JFCM
    PHILIPS JOURNAL OF RESEARCH, 1980, 35 (01) : 1 - 13
  • [34] Analytical Study on a 700 V Triple RESURF LDMOS With a Variable High-K Dielectric Trench
    Cao, Zhen
    Wang, Qian
    Jiao, Licheng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (06) : 2872 - 2878
  • [35] Layout geometry impact on nLDMOS devices for high-voltage ESD protection
    Yan, Yongming
    Wang, Yang
    Zeng, Yun
    Jin, Xiangliang
    ELECTRONICS LETTERS, 2015, 51 (23) : 1902 - 1903
  • [36] On the Effects of High-K Dielectric RESURF in High-Voltage Bulk FinFETs
    Cheng, Chia-Hui
    Lai, Jun-Wei
    Hu, Kai-Ting
    Huang, Chih-Fang
    Zhao, Feng
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (01): : 565 - 571
  • [37] A numerical study of the RESURF effect in bulk and SOI power devices
    Popescu, A
    Udrea, F
    Milne, W
    CAS '97 PROCEEDINGS - 1997 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 20TH EDITION, VOLS 1 AND 2, 1997, : 127 - 130
  • [38] Investigation on Electrical Degradation of High Voltage nLDMOS After High Temperature Reverse Bias Stress
    Zhu, Jing
    Sun, Weifeng
    Chen, Hui
    Lu, Shengli
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (02) : 651 - 656
  • [39] ELECTROSTATIC CONSIDERATIONS IN HIGH-VOLTAGE REED-SWITCH DESIGN
    HARRETT, T
    PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1968, 115 (07): : 945 - &
  • [40] Special considerations for insulation design of high voltage delta connected windings
    Ziomek, Waldemar
    Vijayan, Krishnamurthy
    Kuby, Kyle
    Prevost, Tom
    2024 IEEE ELECTRICAL INSULATION CONFERENCE, EIC 2024, 2024, : 95 - 98
12345