VLSI Architecture for Robust Speech Recognition Systems and its Implementation on a Verification Platform

被引：1

作者：

Yoshizawa, Shingo ^{[1
]}

Hayasaka, Noboru ^{[1
]}

Wada, Naoya ^{[1
]}

Miyanaga, Yoshikazu ^{[1
]}

机构：

[1] Hokkaido Univ, Grad Sch Informat Sci & Technol, Kita Ku, N-14 W-9, Sapporo, Hokkaido 0600814, Japan

来源：

JOURNAL OF ROBOTICS AND MECHATRONICS | 2005年 / 17卷 / 04期

关键词：

speech recognition; VLSI architecture; robust processing; FPGA;

D O I：

10.20965/jrm.2005.p0447

中图分类号：

TP24 [机器人技术];

学科分类号：

080202 ; 1405 ;

摘要：

This paper presents a VLSI architecture for a robust speech recognition system that enables highspeed, low-power operation. The proposed architecture improves recognition accuracy in noisy environments and realizes short-time response by implementing parallel and pipeline processing. We demonstrate improved processing time and power consumption by evaluating circuit performance in 0.25-mu m CMOS technology. We also detail a verification platform that helps users implement our hardware-based robust speech recognition system. The verification platform facilitates software conversion to hardware and promptly provides testing environments on field-programmable gate arrays.

引用

页码：447 / 455

页数：9

共 50 条

[21] A Lightweight VLSI Architecture for RECTANGLE Cipher and its Implementation on an FPGA
Pandey, Jai Gopal
Laddha, Ayush
Samaddar, Sashwat Deb
2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
[22] Design and Implementation of a Robust Palm Biometrics Recognition and Verification System
Parashar, Saurabh
Vardhan, Anand
Patvardhan, C.
Kalra, Prem Kumar
SIXTH INDIAN CONFERENCE ON COMPUTER VISION, GRAPHICS & IMAGE PROCESSING ICVGIP 2008, 2008, : 543 - +
[23] A Chinese speech recognition model-CHBPCNT model used for VLSI implementation
Sun, YH
Li, XZ
Huang, J
IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 279 - 284
[24] A novel parallel approach to character recognition and its VLSI implementation
Cheng, HD
Xia, DC
PATTERN RECOGNITION, 1996, 29 (01) : 97 - 119
[25] Efficient SNR Driven SPLICE Implementation for Robust Speech Recognition
Squartini, Stefano
Principi, Emanuele
Cifani, Simone
Rotili, Rudi
Piazza, Francesco
ANALYSIS OF VERBAL AND NONVERBAL COMMUNICATION AND ENACTMENT: THE PROCESSING ISSUES, 2011, 6800 : 70 - 80
[26] A programmable application-specific VLSI architecture and implementation for speech word-recognizer
Suen, AN
Wang, JF
Wang, TD
PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 71 - 75
[27] An Efficient VLSI Architecture for Data Encryption Standard and its FPGA Implementation
Pandey, J. G.
Gurawa, Aanchal
Nehra, Heena
Karmakar, A.
2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
[28] An Efficient VLSI Architecture for PRESENT Block Cipher and Its FPGA Implementation
Pandey, Jai Gopal
Goel, Tarun
Karmakar, Abhijit
VLSI DESIGN AND TEST, 2017, 711 : 270 - 278
[29] THE GRAPH SEARCH MACHINE (GSM) - A VLSI ARCHITECTURE FOR CONNECTED SPEECH RECOGNITION AND OTHER APPLICATIONS
GLINSKI, SC
LALUMIA, TM
CASSIDAY, DR
KOH, T
GERVESHI, C
WILSON, GA
KUMAR, J
PROCEEDINGS OF THE IEEE, 1987, 75 (09) : 1172 - 1184
[30] Manifold HLDA and its application to robust speech recognition
Kubo, Toshiaki
Ogawa, Tetsuji
Kobayashi, Tetsunori
INTERSPEECH 2006 AND 9TH INTERNATIONAL CONFERENCE ON SPOKEN LANGUAGE PROCESSING, VOLS 1-5, 2006, : 1551 - 1554

← 1 2 3 4 5 →