VLSI Architecture for Robust Speech Recognition Systems and its Implementation on a Verification Platform

被引：1

作者：

Yoshizawa, Shingo ^{[1
]}

Hayasaka, Noboru ^{[1
]}

Wada, Naoya ^{[1
]}

Miyanaga, Yoshikazu ^{[1
]}

机构：

[1] Hokkaido Univ, Grad Sch Informat Sci & Technol, Kita Ku, N-14 W-9, Sapporo, Hokkaido 0600814, Japan

来源：

JOURNAL OF ROBOTICS AND MECHATRONICS | 2005年 / 17卷 / 04期

关键词：

speech recognition; VLSI architecture; robust processing; FPGA;

D O I：

10.20965/jrm.2005.p0447

中图分类号：

TP24 [机器人技术];

学科分类号：

080202 ; 1405 ;

摘要：

This paper presents a VLSI architecture for a robust speech recognition system that enables highspeed, low-power operation. The proposed architecture improves recognition accuracy in noisy environments and realizes short-time response by implementing parallel and pipeline processing. We demonstrate improved processing time and power consumption by evaluating circuit performance in 0.25-mu m CMOS technology. We also detail a verification platform that helps users implement our hardware-based robust speech recognition system. The verification platform facilitates software conversion to hardware and promptly provides testing environments on field-programmable gate arrays.

引用

页码：447 / 455

页数：9

共 23 条

[1] THE IMPLEMENTATION OF SPEECH RECOGNITION SYSTEMS ON FPGA-BASED EMBEDDED SYSTEMS WITH SOC ARCHITECTURE
Pan, Shing-Tai
Lai, Chih-Chin
Tsai, Bo-Yu
INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2011, 7 (11): : 6161 - 6175
[2] Scalable architecture for word HMM-based speech recognition and VLSI implementation in complete system
Yoshizawa, S
Wada, N
Hayasaka, N
Miyanaga, Y
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (01) : 70 - 77
[3] A Lightweight VLSI Architecture for RECTANGLE Cipher and its Implementation on an FPGA
Pandey, Jai Gopal
Laddha, Ayush
Samaddar, Sashwat Deb
2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
[4] A vlsi architecture for arrhythmia detection and its implementation on fpga
Figueiredo, Catherine Glenitta
Michael, Tressa
2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
[5] VLSI architecture and implementation for speech recognizer based on discriminative Bayesian neural network
Wang, JF
Wang, JC
Suen, AN
Wu, CH
Li, FM
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (08) : 1861 - 1869
[6] A Chinese speech recognition model-CHBPCNT model used for VLSI implementation
Sun, YH
Li, XZ
Huang, J
IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 279 - 284
[7] Architecture Design and VLSI Implementation of 3D Hand Gesture Recognition System
Tsai, Tsung-Han
Tsai, Yih-Ru
SENSORS, 2021, 21 (20)
[8] VLSI Architecture of Saturation Based Image Dehazing Algorithm and its FPGA Implementation
Upadhyay, Bharat Bhushan
Yadav, Sumit Kr
Sarawadekar, Kishor P.
2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
[9] Recognition of Noisy Speech: A Comparative Survey of Robust Model Architecture and Feature Enhancement
Björn Schuller
Martin Wöllmer
Tobias Moosmayr
Gerhard Rigoll
EURASIP Journal on Audio, Speech, and Music Processing, 2009
[10] VLSI Architecture of GMM Processing and Viterbi Decoder for 60,000-Word Real-Time Continuous Speech Recognition
Noguchi, Hiroki
Miura, Kazuo
Fujinaga, Tsuyoshi
Sugahara, Takanobu
Kawaguchi, Hiroshi
Yoshimoto, Masahiko
IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (04) : 458 - 467

← 1 2 3 →