A HARDWARE IMPLEMENTATION OF A NEURAL-NETWORK USING THE PARALLEL PROPAGATED TARGETS ALGORITHM

被引:0
|
作者
SMITH, AVW
SAKO, H
机构
关键词
NEURAL COMPUTING; PARALLEL COMPUTATION;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This document describes a proposal for the implementation of a new VLSI neural network technique called Parallel Propagated Targets (PPT). This technique differs from existing techniques because all layers, within a given network, can learn simultaneously and not sequentially as with the Back Propagation algorithm. The Parallel Propagated Target algorithm uses only information local to each layer and therefore there is no backward flow of information within the network. This allows a simplification in the system design and a reduction in the complexity of implementation, as well as acheiving greater efficiency in terms of computation. Since all synapses can be calculated simultaneously it is possible using the PPT neural algorithm, to parallelly compute all layers of a multi-layered network for the first time.
引用
收藏
页码:516 / 527
页数:12
相关论文
共 50 条
  • [1] Direct Neural-Network Hardware-Implementation Algorithm
    Dinu, Andrei
    Cirstea, Marcian N.
    Cirstea, Silvia E.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (05) : 1845 - 1848
  • [2] Hardware Aspects of Parallel Neural Network Implementation
    Kouretas, I
    Paliouras, V
    2021 10TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2021,
  • [3] A Hardware Implementation of SOM Neural Network Algorithm
    Yi, Qian
    2018 INTERNATIONAL CONFERENCE ON SENSOR NETWORKS AND SIGNAL PROCESSING (SNSP 2018), 2018, : 508 - 511
  • [4] A NEURAL-NETWORK LEARNING ALGORITHM TAILORED FOR VLSI IMPLEMENTATION
    HOLLIS, PW
    PAULOS, JJ
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1994, 5 (05): : 784 - 791
  • [5] PARALLEL IMPLEMENTATION OF THE FUZZY ARTMAP NEURAL-NETWORK PARADIGM ON A HYPERCUBE
    MALKANI, A
    VASSILIADIS, CA
    EXPERT SYSTEMS, 1995, 12 (01) : 39 - 53
  • [6] HARDWARE IMPLEMENTATION OF AN ARTIFICIAL NEURAL-NETWORK USING FIELD-PROGRAMMABLE GATE ARRAYS (FPGAS)
    BOTROS, NM
    ABDULAZIZ, M
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1994, 41 (06) : 665 - 667
  • [7] LEARNING IN ANALOG NEURAL-NETWORK HARDWARE
    TAWEL, R
    COMPUTERS & ELECTRICAL ENGINEERING, 1993, 19 (06) : 453 - 467
  • [8] CONSIDERATION OF MULTIPLEXING IN NEURAL-NETWORK HARDWARE
    CRAVEN, MP
    CURTIS, KM
    HAYESGILL, BR
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1994, 141 (03): : 237 - 240
  • [9] AN EXPERIMENTAL HARDWARE NEURAL-NETWORK USING A CASCADABLE, ANALOG CHIPSET
    LANSNER, JA
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 78 (04) : 679 - 690
  • [10] Standard cell-based implementation of a digital optoelectronic neural-network hardware
    Maier, KD
    Beckstein, L
    Blickhan, R
    Erhard, W
    APPLIED OPTICS, 2001, 40 (08) : 1244 - 1252