A DIAGONAL ADDRESS GENERATOR FOR A JOSEPHSON MEMORY CIRCUIT

被引：5
|
作者：
SUZUKI, H
HASUO, S
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1987年 / 22卷 / 01期
关键词：
D O I：
10.1109/JSSC.1987.1052676
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：92 / 97
页数：6
相关论文
共 50 条
  • [1] A Josephson ternary memory circuit
    Morisue, M
    Endo, J
    Morooka, T
    Shimizu, N
    Sakamoto, M
    1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 19 - 24
  • [2] A JOSEPHSON ASSOCIATIVE MEMORY CIRCUIT
    MORISUE, M
    SHIMIZU, H
    FUKUZAWA, H
    IEEE TRANSACTIONS ON MAGNETICS, 1987, 23 (02) : 747 - 750
  • [3] Waveform synthesis address generator circuit
    Tong, ZQ
    Ji, TJ
    Wang, TW
    Ma, HJ
    ICEMI'99: FOURTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 1999, : 860 - 862
  • [4] EQUIVALENT ENERGY CIRCUIT OF DIAGONAL CHANNEL OF AN MHD GENERATOR
    PAKHOMOV, EP
    SHABASHOV, VI
    HIGH TEMPERATURE, 1978, 16 (02) : 364 - 366
  • [5] JOSEPHSON ASSOCIATIVE MEMORY CIRCUIT.
    Morisue, M.
    Shimizu, H.
    Fukuzawa, H.
    IEEE Transactions on Magnetics, 1986, MAG-23 (02)
  • [6] Fault analysis of a diagonal type MHD generator controlled with local control circuit
    Ishikawa, M
    Inui, F
    Umoto, J
    ENERGY CONVERSION AND MANAGEMENT, 1999, 40 (03) : 249 - 260
  • [7] CONTENT ADDRESSABLE MEMORY CIRCUIT USING JOSEPHSON JUNCTIONS.
    Morisue, M.
    Kaneko, M.
    Hosoya, H.
    IEEE Transactions on Magnetics, 1986, MAG-23 (02)
  • [8] A CONTENT ADDRESSABLE MEMORY CIRCUIT USING JOSEPHSON-JUNCTIONS
    MORISUE, M
    KANEKO, M
    HOSOYA, H
    IEEE TRANSACTIONS ON MAGNETICS, 1987, 23 (02) : 743 - 746
  • [9] A DECODER WITH OR GATES FOR A JOSEPHSON HIGH-DENSITY MEMORY CIRCUIT
    IGARASHI, T
    SUZUKI, H
    HASUO, S
    YAMAOKA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (01) : 85 - 91
  • [10] A complete memory address generator for scan based march algorithms
    Wang, WL
    Lee, KJ
    2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS, 2005, : 83 - 88
12345