OPTIMAL AND NEAR-OPTIMAL CHECKING EXPERIMENTS FOR OUTPUT FAULTS IN SEQUENTIAL-MACHINES

被引：6

作者：

BOUTE, RT ^{[1
]}

机构：

[1] BELL TEL MFG CO,ANTWERP,BELGIUM

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1974年 / C 23卷 / 11期

关键词：

D O I：

10.1109/T-C.1974.223832

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：1207 / 1213

页数：7

共 50 条

[1] CHECKING EXPERIMENTS FOR STABLE MEMORY FAULTS IN SEQUENTIAL-MACHINES
FUJIWARA, H
KINOSHITA, K
JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1978, 2 (01): : 3 - 14
[2] CHECKING EXPERIMENTS FOR SEQUENTIAL-MACHINES
KOHAVI, Z
RIVIERRE, JA
KOHAVI, I
INFORMATION SCIENCES, 1974, 7 (01) : 11 - 28
[3] CHECKING EXPERIMENTS FOR SEQUENTIAL-MACHINES - COMMENT
WAKIMURA, Y
YOSHIDA, N
IEEE TRANSACTIONS ON COMPUTERS, 1975, 24 (11) : 1141 - 1142
[4] TOTALLY PRESET CHECKING EXPERIMENTS FOR SEQUENTIAL-MACHINES
LIN, GK
MENON, PR
IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (02) : 101 - 108
[5] TESTABLE DESIGN OF SINGLE-OUTPUT SEQUENTIAL-MACHINES USING CHECKING EXPERIMENTS
SALUJA, KK
DANDAPANI, R
IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (07) : 658 - 662
[6] IRREDUNDANT SEQUENTIAL-MACHINES VIA OPTIMAL LOGIC SYNTHESIS
DEVADAS, S
MA, HKT
NEWTON, AR
SANGIOVANNIVINCENTELLI, A
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (01) : 8 - 18
[7] IRREDUNDANT INTERACTING SEQUENTIAL-MACHINES VIA OPTIMAL LOGIC SYNTHESIS
ASHAR, P
DEVADAS, S
NEWTON, AR
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (03) : 311 - 325
[8] OUTPUT-EXTENDED SEQUENTIAL-MACHINES
NADLER, M
PROCEEDINGS OF THE IEEE, 1979, 67 (05) : 864 - 866
[9] DESIGN OF SELF-CHECKING SEQUENTIAL-MACHINES
DHAWAN, S
DEVRIES, RC
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (10) : 1280 - 1284
[10] Optimal and near-optimal algorithms for generalized intersection reporting on pointer machines
Shi, QM
JaJa, J
INFORMATION PROCESSING LETTERS, 2005, 95 (03) : 382 - 388

← 1 2 3 4 5 →