NONPLANAR VLSI DEVICE ANALYSIS USING THE SOLUTION OF POISSON EQUATION

被引:103
作者
GREENFIELD, JA
DUTTON, RW
机构
关键词
D O I
10.1109/T-ED.1980.20066
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1520 / 1532
页数:13
相关论文
共 30 条
[1]   2-DIMENSIONAL SEMICONDUCTOR ANALYSIS USING FINITE-ELEMENT METHOD [J].
ADACHI, T ;
YOSHII, A ;
SUDO, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (07) :1026-1031
[2]   MODELS FOR COMPUTER-SIMULATION OF COMPLETE IC FABRICATION PROCESS [J].
ANTONIADIS, DA ;
DUTTON, RW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) :490-500
[3]   INFLUENCE OF BEVEL ANGLE AND SURFACE CHARGE ON BREAKDOWN VOLTAGE OF NEGATIVELY BEVELED DIFFUSED P-N-JUNCTIONS [J].
BAKOWSKI, M ;
HANSSON, B .
SOLID-STATE ELECTRONICS, 1975, 18 (7-8) :651-&
[4]   FINITE-ELEMENT SIMULATION OF GAAS MESFETS WITH LATERAL DOPING PROFILES AND SUBMICRON GATES [J].
BARNES, JJ ;
LOMAX, RJ ;
HADDAD, GI .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (09) :1042-1048
[5]   CHARACTERISTICS OF THE OVERLAID CHARGE-COUPLED DEVICE [J].
BARSAN, RM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (02) :123-134
[6]   SURFACE BREAKDOWN IN SILICON PLANAR JUNCTIONS - COMPUTER-AIDED EXPERIMENTAL DETERMINATION OF CRITICAL-FIELD [J].
BULUCEA, C ;
RUSU, A ;
POSTOLACHE, C .
SOLID-STATE ELECTRONICS, 1974, 17 (09) :881-888
[7]   DETERMINATION OF OPTIMUM ACCELERATING FACTOR FOR SUCCESSIVE OVER-RELAXATION [J].
CARRE, BA .
COMPUTER JOURNAL, 1961, 4 :73-&
[8]   CHARGE-COUPLED DEVICE STRUCTURES FOR VLSI MEMORIES [J].
CHATTERJEE, PK ;
TAYLOR, GW ;
TASCH, AF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (06) :871-881
[9]  
CHATTERJEE PK, 1978, IEEE INT ELECTRON DE
[10]   COMPARISON OF SIMPLE AND NUMERICAL 2-DIMENSIONAL MODELS FOR THRESHOLD VOLTAGE OF SHORT CHANNEL MOSTS [J].
COE, DJ ;
BROCKMAN, HE ;
NICHOLAS, KH .
SOLID-STATE ELECTRONICS, 1977, 20 (12) :993-998