Optimal Cost/Performance Design of ATM Switches

被引:14
作者
Coppo, Paolo [1 ]
D'Ambrosio, Matteo [1 ]
Melen, Riccardo [2 ]
机构
[1] CSELT SpA, I-10148 Turin, Italy
[2] Politecn Milan, Dipartimento Elettron, I-20133 Milan, Italy
关键词
Computer networks - Data communication systems - Probability - Switching - VLSI circuits;
D O I
10.1109/90.251915
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a methodology for performing an evaluation and optimization of the cost of an ATM switching architecture under performance constraints given in terms of virtual connection blocking probability. An analysis of blocking networks is developed, and combined with known results concerning nonblocking networks, provides a theoretical model which relates traffic characteristics, network topology and blocking probability in a multirate/multiservice broadband environment. An analysis of the characteristics determining the cost of a generic ATM switch implementation follows. The model is oriented to optimize both the topological parameters and the speed advantage, with respect to the main cost factors of VLSI-based switching networks i.e., components count and complexity, interconnection costs.
引用
收藏
页码:566 / 575
页数:10
相关论文
共 39 条
[1]  
ARNOLD J, 1990, P ISS 90 MAY
[2]  
BENES VE, 1965, MATH THEORY CONNECTI
[3]  
BIOCCA A, 1990, P ISS 90 MAY
[4]  
CHUNG SP, 1989, NONBLOCKING MULTIRAT
[5]  
CLOS C, BELL SYST TECH J, V32, P406
[6]  
COPPO P, 1992, P IEEE INFOCOM, P446
[7]  
DECINA M, 1990, P ICC 90 MAR
[9]   THE PRELUDE ATD EXPERIMENT - ASSESSMENTS AND FUTURE-PROSPECTS [J].
DEVAULT, M ;
COCHENNEC, JY ;
SERVEL, M .
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1988, 6 (09) :1528-1537
[10]  
FOX AL, 1990, P IEEE INT C INT BRO, P47