A congestion-aware OE router employing fair arbitration for network-on-chip

被引：3

作者：

Liu, Lu ^{[1
]}

Sun, Yadong ^{[1
]}

Zhu, Zhangming ^{[1
]}

Yang, Yintang ^{[1
]}

机构：

[1] Xidian Univ, Sch Microelect, Xian 710071, Shaanxi, Peoples R China

来源：

JOURNAL OF SEMICONDUCTORS | 2018年 / 39卷 / 12期

基金：

中国国家自然科学基金;

关键词：

network-on-chip; odd-even turn model; congestion-aware router; fair arbitration;

D O I：

10.1088/1674-4926/39/12/125006

中图分类号：

O469 [凝聚态物理学];

学科分类号：

070205 ;

摘要：

To meet the demand for high on-chip network performance, flexible routing algorithms supplying path diversity and congestion alleviation are required. We propose a CAOE-FA router as a combination of congestion-awareness and fair arbitration. Buffer occupancies from downstream neighbors are collected to indicate the congestion levels, among the candidate outputs permitted by the odd-even (OE) turn model, the lightest loaded direction is selected; fair arbitration is employed for the condition of the same congestion level to replace random selection. Experimental results show that the CAOE-FA can reduce the average packet latency by up to 22.18% and improve the network throughput by up to 68.58%, with ignorable price of hardware cost.

引用

页数：7

共 22 条

[1] The Hamiltonian-based odd-even turn model for maximally adaptive routing in 2D mesh networks-on-chip [J].

Bahrebar, Poona ;

Stroobandt, Dirk .

COMPUTERS & ELECTRICAL ENGINEERING, 2015, 45 :386-401

[2] P2R2: Parallel Pseudo-Round-Robin arbiter for high performance NoCs [J].

Bashizade, Ramin ;

Sarbazi-Azad, Hamid .

INTEGRATION-THE VLSI JOURNAL, 2015, 50 :173-182

[3] Cycle-Accurate Network on Chip Simulation with Noxim [J].

Catania, Vincenzo ;

Mineo, Andrea ;

Monteleone, Salvatore ;

Palesi, Maurizio ;

Patti, Davide .

ACM TRANSACTIONS ON MODELING AND COMPUTER SIMULATION, 2016, 27 (01)

[4] Regional ACO-Based Cascaded Adaptive Routing for Traffic Balancing in Mesh-Based Network-on-Chip Systems [J].

Chang, En-Jui ;

Hsin, Hsien-Kai ;

Chao, Chih-Hao ;

Lin, Shu-Yen ;

Wu, An-Yeu .

IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (03) :868-875

[5] Path-Congestion-Aware Adaptive Routing with a Contention Prediction Scheme for Network-on-Chip Systems [J].

Chang, En-Jui ;

Hsin, Hsien-Kai ;

Lin, Shu-Yen ;

Wu, An-Yeu .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (01) :113-126

[6] Path-Diversity-Aware Fault-Tolerant Routing Algorithm for Network-on-Chip Systems [J].

Chen, Yu-Yin ;

Chang, En-Jui ;

Hsin, Hsien-Kai ;

Chen, Kun-Chih ;

Wu, An-Yeu .

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (03) :838-849

[7] Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design [J].

Ezz-Eldin, Rabab ;

El-Moursy, Magdy A. ;

Hamed, Hesham F. A. .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (03) :909-919

[8] Low-Overhead Network-on-Chip Support for Location-Oblivious Task Placement [J].

Kim, Gwangsun ;

Lee, Michael Mihn-Jong ;

Kim, John ;

Lee, Jae W. ;

Abts, Dennis ;

Marty, Michael .

IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (06) :1486-1499

[9] Fault-Tolerant Networks-on-Chip Routing With Coarse and Fine-Grained Look-Ahead [J].

Liu, Junxiu ;

Harkin, Jim ;

Li, Yuhua ;

Maguire, Liam P. .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (02) :260-273

[10] A fair arbitration for Network-on-Chip routing with odd-even turn model [J].

Liu, Lu ;

Zhu, Zhangming ;

Zhou, Duan ;

Yang, Yintang .

MICROELECTRONICS JOURNAL, 2017, 64 :1-8

← 1 2 3 →