IMPROVED ACCURACY IN THE SIMULATION OF CMOS ANALOG CIRCUITS BY MEANS OF AN ENHANCED COMPACT MOS MODEL

被引：0
|
作者：
CLAESSEN, U
MULLER, GE
LEMAITRE, B
ZAPF, HL
机构：
来源：
AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS | 1990年 / 44卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：139 / 147
页数：9
相关论文
共 50 条
  • [1] Modeling of Quantum Effects in a charge-based MOS Transistor Model for the Simulation of nanoscale CMOS Analog Circuits
    Stegemann, S.
    Xiong, J.
    Mathis, W.
    ADVANCES IN RADIO SCIENCE, 2009, 7 : 185 - 190
  • [2] Application of improved ACM model to the design by hand of CMOS analog circuits
    de Jesus Costa, Ademir
    Mehdipour, Eliyas
    Santana, Edson Pinto
    Araújo Cunha, Ana Isabela
    Microelectronics Journal, 2022, 119
  • [3] Application of improved ACM model to the design by hand of CMOS analog circuits
    Costa, Ademir de Jesus
    Mehdipour, Eliyas
    Santana, Edson Pinto
    Araujo Cunha, Ana Isabela
    MICROELECTRONICS JOURNAL, 2022, 119
  • [4] Design and analysis of CMOS analog signal processing circuits by means of a graphical MOST model
    Wallinga, Hans, 1600, (24):
  • [5] A compact model for reliability simulation of deep-submicron MOS devices and circuits
    Cui, Zhi
    Liou, Juin J.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 391 - 396
  • [6] A compact model of submicron channel MOS transistor transconductance for analog circuit simulation
    Brezeanu, Gheorghe
    Sevcenco, Andrei
    ISSCS 2007: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2007, : 149 - +
  • [7] Circuit Model for Statistical Method Based Reliability Estimation of MOS Transistors and Analog CMOS Circuits
    Kuntman, Ayten
    Kuntman, Hakan
    2018 7TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (TRENDS AND FUTURE DIRECTIONS) (ICRITO) (ICRITO), 2018, : 101 - 112
  • [8] Constrained Optimization of CMOS Analog Circuits via All-Inversion Region MOS Model
    Goswami, Magnanil
    Kundu, Sudakshina
    COMPUTATIONAL ADVANCEMENT IN COMMUNICATION CIRCUITS AND SYSTEMS, ICCACCS 2014, 2015, 335 : 395 - 405
  • [9] Hot carrier reliability simulation for CMOS analog circuits
    Pressecq, F
    Noullet, JL
    Bordonado, B
    EECC'97 - PROCEEDINGS OF THE THIRD ESA ELECTRONIC COMPONENTS CONFERENCE, 1997, 395 : 345 - 350
  • [10] Compact MOS modelling for RF CMOS circuit simulation
    Scholten, AJ
    van Langevelde, R
    Tiemeijer, LF
    Havens, RJ
    Klaassen, DBM
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 194 - 201
12345