Fundus image denoising using FPGA hardware architecture

被引:12
作者
Fredj, Amira Hadj [1 ]
Ben Abdallah, Mariem [1 ]
Malek, Jihene [1 ]
Azar, Ahmad Taher [2 ]
机构
[1] Monastir Univ, Elect & Microelect Lab, Monastir, Tunisia
[2] Benha Univ, Fac Comp & Informat, Banha, Egypt
关键词
SRAD filter; FPGA; field-programmable gate array; parallel architecture; retinal fundus image;
D O I
10.1504/IJCAT.2016.077791
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Image processing algorithms, implemented in hardware, have recently emerged as the most viable solution for improving the performance of image processing systems. In this paper, a version of an anisotropic diffusion technique is used to reduce noise from retinal images, namely Speckle Reducing Anisotropic Diffusion ( SRAD). The SRAD filter can improve images corrupted by multiplicative or additive noise, but it has been the most computationally complex and it has not been suitable for software implementation in real-time processing. In this paper, an efficient Field-Programmable Gate Array ( FPGA)-based implementation of the SRAD filter is presented to accelerate the processing time. A comparison of the most used classical suppression filters like Gaussian, Median, Perona and Malik anisotropic diffusion has been carried out. The experimental results reveal a 38x performance improvement over the original MATLAB implementation and a 1.33x performance improvement over the hardware implementation using the Xilinx System Generator tool.
引用
收藏
页码:1 / 13
页数:13
相关论文
共 50 条
  • [41] Image Denoising Method Based on FPGA in Digital Video Transmission
    Xiahou Yaotao
    Wang Wanping
    Huang Tao
    LIDAR IMAGING DETECTION AND TARGET RECOGNITION 2017, 2017, 10605
  • [42] SIMD architecture for image segmentation using Sobel operators implemented in FPGA technology
    Rosas, RL
    de Luca, A
    Santillan, FB
    2005 2nd International Conference on Electrical & Electronics Engineering (ICEEE), 2005, : 77 - 80
  • [43] <bold>PARALLEL ARCHITECTURE FOR PCA IMAGE FEATURE DETECTION USING FPGA</bold>
    Zhong, Fang
    Capson, David W.
    Schuurman, Derek C.
    2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 1279 - +
  • [44] Hardware Design of Image Channel Denoiser for FPGA Embedded Systems
    Sharifi-Tehrani, Omid
    PRZEGLAD ELEKTROTECHNICZNY, 2012, 88 (3B): : 165 - 167
  • [45] The hardware designing for real time FPGA based image processing
    Tao, HJ
    Bao, YL
    Tong, XJ
    DCABES 2004, Proceedings, Vols, 1 and 2, 2004, : 917 - 920
  • [46] Hardware Implementation of Fingerprint Image Thinning Algorithm in FPGA Device
    Hermanto, Lingga
    Sudiro, Sunny Arief
    Wibowo, Eri Prasetyo
    2010 INTERNATIONAL CONFERENCE ON NETWORKING AND INFORMATION TECHNOLOGY (ICNIT 2010), 2010, : 187 - 191
  • [47] Machine Vision Image Acquisition Hardware System Based on FPGA
    Liu, Xiaojie
    Zhang, Min
    Luo, Yinshen
    Fan, Honghui
    AGRO FOOD INDUSTRY HI-TECH, 2017, 28 (01): : 3490 - 3493
  • [48] Hardware design of image recognition system based ARM and FPGA
    Zhang, Daode
    Yang, Guangyou
    Zhang, Jiangtao
    Gao, Heng
    ICIEA 2008: 3RD IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, PROCEEDINGS, VOLS 1-3, 2008, : 635 - +
  • [49] An Efficient FPGA-Based Parallel Phase Unwrapping Hardware Architecture
    Chen, Huan-Yuan
    Hsu, Shu-Hao
    Hwang, Wen-Jyi
    Cheng, Chau-Jern
    IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2017, 3 (04): : 996 - 1007
  • [50] Layer Router for Grayscale Stego - A Hardware Architecture on FPGA and ASIC Platforms
    Rajagopalan, S.
    Upadhyay, H. N.
    Ragavan, R.
    Amirtharajan, R.
    Rayappan, J. B. B.
    JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2014, 73 (11): : 701 - 703