Fundus image denoising using FPGA hardware architecture

被引:12
作者
Fredj, Amira Hadj [1 ]
Ben Abdallah, Mariem [1 ]
Malek, Jihene [1 ]
Azar, Ahmad Taher [2 ]
机构
[1] Monastir Univ, Elect & Microelect Lab, Monastir, Tunisia
[2] Benha Univ, Fac Comp & Informat, Banha, Egypt
关键词
SRAD filter; FPGA; field-programmable gate array; parallel architecture; retinal fundus image;
D O I
10.1504/IJCAT.2016.077791
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Image processing algorithms, implemented in hardware, have recently emerged as the most viable solution for improving the performance of image processing systems. In this paper, a version of an anisotropic diffusion technique is used to reduce noise from retinal images, namely Speckle Reducing Anisotropic Diffusion ( SRAD). The SRAD filter can improve images corrupted by multiplicative or additive noise, but it has been the most computationally complex and it has not been suitable for software implementation in real-time processing. In this paper, an efficient Field-Programmable Gate Array ( FPGA)-based implementation of the SRAD filter is presented to accelerate the processing time. A comparison of the most used classical suppression filters like Gaussian, Median, Perona and Malik anisotropic diffusion has been carried out. The experimental results reveal a 38x performance improvement over the original MATLAB implementation and a 1.33x performance improvement over the hardware implementation using the Xilinx System Generator tool.
引用
收藏
页码:1 / 13
页数:13
相关论文
共 50 条
  • [31] HARDWARE ROUGH SET PROCESSOR PARALLEL ARCHITECTURE IN FPGA FOR FINDING CORE IN BIG DATASETS
    Kopczynski, Maciej
    Grzes, Tomasz
    JOURNAL OF ARTIFICIAL INTELLIGENCE AND SOFT COMPUTING RESEARCH, 2021, 11 (02) : 99 - 110
  • [32] A hardware/software architecture dedicated to model predictive control law and implemented into an FPGA platform
    Sirine T.B.
    Badreddine B.
    Faouzi B.
    International Journal of Automation and Control, 2019, 13 (03): : 301 - 323
  • [33] Hardware implementation of digital image skeletonization algorithm using FPGA for computer vision applications
    Rao, Perumalla Srinivasa
    Yedukondalu, Kamatham
    JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2019, 59 : 140 - 149
  • [34] Hardware architecture dedicated for arithmetic mean filtration implemented in FPGA
    Malik, Peter
    2013 8TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), 2013, : 202 - 207
  • [35] FPGA-Based Parallel Hardware Architecture For SIFT Algorithm
    Peng, J. Q.
    Liu, Y. H.
    Lyu, C. Y.
    Li, Y. H.
    Zhou, W. G.
    Fan, K.
    2016 IEEE INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING AND ROBOTICS (IEEE RCAR), 2016, : 277 - 282
  • [36] Parallel Hardware Architecture and FPGA Implementation of a Differential Evolution Algorithm
    Jewajinda, Yutana
    TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
  • [37] Hardware architecture for integrate-and-fire signal reconstruction on FPGA
    Carvalho, Guilherme
    Ferreira, Joao Canas
    Tavares, Vitor Grade
    2020 XXXV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2020,
  • [38] An FPGA-Based Autofocusing Hardware Architecture for Digital Holography
    Chen, Huan-Yuan
    Hwang, Wen-Jyi
    Cheng, Chau-Jern
    Lai, Xin-Ji
    IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2019, 5 (02) : 287 - 300
  • [39] Adaptive human detection approach using FPGA-based parallel architecture in reconfigurable hardware
    Li, Yibin
    Gai, Keke
    Qiu, Meikang
    Dai, Wenyun
    Liu, Meiqin
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2017, 29 (14)
  • [40] Configurable FPGA Architecture for Hardware-Software Merge Sorting
    Petrut, Patricia Carla
    Amaricai, Alexandru
    Boncalo, Oana
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 179 - 182