Fundus image denoising using FPGA hardware architecture

被引:12
作者
Fredj, Amira Hadj [1 ]
Ben Abdallah, Mariem [1 ]
Malek, Jihene [1 ]
Azar, Ahmad Taher [2 ]
机构
[1] Monastir Univ, Elect & Microelect Lab, Monastir, Tunisia
[2] Benha Univ, Fac Comp & Informat, Banha, Egypt
关键词
SRAD filter; FPGA; field-programmable gate array; parallel architecture; retinal fundus image;
D O I
10.1504/IJCAT.2016.077791
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Image processing algorithms, implemented in hardware, have recently emerged as the most viable solution for improving the performance of image processing systems. In this paper, a version of an anisotropic diffusion technique is used to reduce noise from retinal images, namely Speckle Reducing Anisotropic Diffusion ( SRAD). The SRAD filter can improve images corrupted by multiplicative or additive noise, but it has been the most computationally complex and it has not been suitable for software implementation in real-time processing. In this paper, an efficient Field-Programmable Gate Array ( FPGA)-based implementation of the SRAD filter is presented to accelerate the processing time. A comparison of the most used classical suppression filters like Gaussian, Median, Perona and Malik anisotropic diffusion has been carried out. The experimental results reveal a 38x performance improvement over the original MATLAB implementation and a 1.33x performance improvement over the hardware implementation using the Xilinx System Generator tool.
引用
收藏
页码:1 / 13
页数:13
相关论文
共 50 条
  • [1] Design and Implementation of Hardware Architecture for Denoising Using FPGA
    Jeon, ByungMoo
    Lee, SangJun
    Jin, Jungdong
    Dung Duc Nguyen
    Jeon, Jae Wook
    2013 IEEE 9TH INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS (CSPA), 2013, : 83 - 88
  • [2] Hardware Implementation of Enhancement of Retinal Fundus Image using simulink
    Sree, V. Krishna
    Rao, P. Sudhakar
    2013 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2013, : 239 - 244
  • [3] Accelerating Retinal Fundus Image Classification Using Artificial Neural Networks (ANNs) and Reconfigurable Hardware (FPGA)
    Ghani, Arfan
    See, Chan H.
    Sudhakaran, Vaisakh
    Ahmad, Jahanzeb
    Abd-Alhameed, Raed
    ELECTRONICS, 2019, 8 (12)
  • [4] Hardware Implementation of LU Decomposition Using Dataflow Architecture on FPGA
    Eljammaly, Mahmoud
    Hanafy, Yasser
    Wahdan, Abdelmoniem
    Bayoumi, Amr
    2013 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (CSIT), 2013, : 298 - 302
  • [5] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA
    Kumar, J. Senthil
    Mahalakshmi, C.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
  • [6] FPGA-based Flexible Hardware Architecture for Image Interest Point Detection
    Hernandez-Lopez, Ana
    Torres-Huitzil, Cesar
    Garcia-Hernandez, Jose Juan
    INTERNATIONAL JOURNAL OF ADVANCED ROBOTIC SYSTEMS, 2015, 12
  • [7] Hardware Architecture Design of Image Preprocessing and Phase Calculating Algorithms based on FPGA
    Ji, Yan
    Zhao, HuiJie
    Jiang, HongZhi
    2013 THIRD INTERNATIONAL CONFERENCE ON INSTRUMENTATION & MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC), 2013, : 880 - 883
  • [8] Visible light video denoising and FPGA hardware implementation
    Zhao S.
    Wan M.
    Qian W.
    Zhou L.
    Shao A.
    Chen Q.
    Gu G.
    Guangxue Jingmi Gongcheng/Optics and Precision Engineering, 2022, 30 (15): : 1868 - 1879
  • [9] FPGA hardware architecture with parallel data processing to detect moving objects using the background image subtraction technique
    Rodrigues, Ingrid Nunes
    Silva de Melo, Charles Luiz
    da Frota Botinelly, Vanessa Mello
    de Oliveira, Jozias Parente
    2015 CHILEAN Conference on Electrical, Electronics Engineering, Information and Communication Technologies (CHILECON), 2015, : 841 - 846
  • [10] Hardware implementation of parallel SOARS using FPGA based multiprocessor architecture
    Tanuma, Hideki
    Deguchi, Hiroshi
    Shimizu, Tetsuo
    AGENT-BASED APPROACHES IN ECONOMIC AND SOCIAL COMPLEX SYSTEMS IV, 2007, 3 : 199 - +