Phase Frequency Detector Using Transmission Gates for High Speed Applications

被引:5
作者
Gholami, M. [1 ]
机构
[1] Univ Mazandaran, Fac Engn & Technol, Babol Sar, Iran
来源
INTERNATIONAL JOURNAL OF ENGINEERING | 2016年 / 29卷 / 07期
关键词
Phase-frequency Detectors; Phase Detector; Delay Locked Loop; Phase locked Loop; Transmission Gate; Transceiver;
D O I
10.5829/idosi.ije.2016.29.07a.05
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper a new phase-frequency detector is proposed using transmission gates which can detect phase difference less than 500ps. In other word, the proposed Phase-frequency Detector (PFD) can work in frequencies higher than 1.7 GHz, whereas a conventional PFD operates at frequencies less than 1.1 GHz. This new architecture is designed in TSMC 0.13um CMOS Technology. Also, the proposed PFD achieves a capture range approximately twice that of conventional PFDs. The simulation results support the theoretical predictions. To validate correct performance of this novel PFD, it is then used in a conventional delay locked loop structure.
引用
收藏
页码:916 / 920
页数:5
相关论文
共 13 条
[1]  
Ayat M., 2010, 2010 IEEE Symposium on Industrial Electronics and Applications (ISIEA 2010), P450, DOI 10.1109/ISIEA.2010.5679424
[2]   A calibrated phase/frequency detector for reference spur reduction in charge-pump PLLs [J].
Charles, Cameron T. ;
Allstot, David J. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) :822-826
[3]   A 2-Gb/s Intrapanel Interface for TFT-LCD With a VSYNC-Embedded Subpixel Clock and a Cascaded Deskew and Multiphase DLL [J].
Chi, Hyung-Joon ;
Choi, Young-Ho ;
Lee, Soo-Min ;
Sim, Jae-Yoon ;
Park, Hong-June ;
Lim, Jong-Jin ;
Kang, Pil-Sung ;
Lee, Bu-Yeol ;
Hong, Jin-Cheol ;
Lee, Hee-Sub .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (10) :687-691
[4]   Dual Phase Detector Based on Delay Locked Loop for High Speed Applications [J].
Gholami, M. ;
Ardeshir, G. .
INTERNATIONAL JOURNAL OF ENGINEERING, 2014, 27 (04) :517-521
[6]   A new fast-lock, low-jitter, and all-digital frequency synthesizer for DVB-T receivers [J].
Gholami, Mohammad ;
Rahimpour, Hamid ;
Ardeshir, Gholamreza ;
Miar-Naimi, Hossein .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (05) :566-578
[7]   Jitter of Delay-Locked Loops Due to PFD [J].
Gholami, Mohammad ;
Ardeshir, Gholamreza .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (10) :2176-2180
[8]   Analysis of DLL Jitter due to Voltage-Controlled Delay Line [J].
Gholami, Mohammad ;
Ardeshir, Gholamreza .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2013, 32 (05) :2119-2135
[10]   A 15 MHz to 600 MHz, 20 mW, 0.38 mm2 Split-Control, Fast Coarse Locking Digital DLL in 0.13 μm CMOS [J].
Hoyos, Sebastian ;
Tsang, Cheongyuen W. ;
Vanderhaegen, Johan ;
Chiu, Yun ;
Aibara, Yasutoshi ;
Khorramabadi, Haideh ;
Nikolic, Borivoje .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (03) :564-568