THE MULTIPLE-TUNNEL JUNCTION AND ITS APPLICATION TO SINGLE-ELECTRON MEMORY AND LOGIC-CIRCUITS

被引：30
|
作者：
NAKAZATO, K [1 ]
AHMED, H [1 ]
机构：
[1] UNIV CAMBRIDGE,CAVENDISH LAB,MICROELECTR RES CTR,CAMBRIDGE CB3 0HE,ENGLAND
来源：
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS | 1995年 / 34卷 / 2B期
关键词：
SINGLE ELECTRON; MEMORY; LOGIC; SEMICONDUCTOR; TUNNEL JUNCTION;
D O I：
10.1143/JJAP.34.700
中图分类号：
O59 [应用物理学];
学科分类号：
摘要：
The multiple-tunnel junction (MTJ) produced by forming a side-gated constriction in delta-doped GaAs is demonstrated as a basic component of single electronics. A single-electron memory cell, in which one bit of information is represented by the excess or lack of a precise number of electrons, was fabricated and the operation was confirmed at liquid helium temperature. A new switching element, the variable-barrier MTJ, and a new circuit, the single-charge injection logic circuit, are proposed.
引用
收藏
页码：700 / 706
页数：7
相关论文
共 50 条
  • [31] Single-electron pass-transistor logic and its application to a binary adder
    Ono, Y
    Takahashi, Y
    2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, : 63 - 66
  • [32] A simulator for single-electron tunnel devices and circuits based on simulated annealing
    Karafyllidis, I
    SUPERLATTICES AND MICROSTRUCTURES, 1999, 25 (04) : 567 - 572
  • [33] Estimation of cotunneling in single-electron logic and its suppression
    Amakawa, S
    Fukui, H
    Fujishima, M
    Hoh, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1996, 35 (2B): : 1146 - 1150
  • [34] Estimation of cotunneling in single-electron logic and its suppression
    Amakawa, Shuhei
    Fukui, Hironobu
    Fujishima, Minoru
    Hoh, Koichiro
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1996, 35 (2 B): : 1146 - 1150
  • [35] Multiple-junction surface tunnel transistors for multiple-valued logic circuits
    Baba, T
    Uemura, T
    27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 41 - 46
  • [36] Silicon single-electron transistors with sidewall depletion gates and their application to dynamic single-electron transistor logic
    Kim, DH
    Sung, SK
    Kim, KR
    Lee, JD
    Park, BG
    Choi, BH
    Hwang, SW
    Ahn, D
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (04) : 627 - 635
  • [37] Single-electron transistors based on gate-induced Si island for single-electron logic application
    Kim, DH
    Sung, SK
    Kim, KR
    Lee, JD
    Park, BG
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2002, 1 (04) : 170 - 175
  • [38] Multiple-junction single-electron transistors for digital applications
    Chen, R.H.
    Likharev, K.K.
    1998, (72)
  • [39] Multiple-junction single-electron transistors for digital applications
    Chen, RH
    Likharev, KK
    APPLIED PHYSICS LETTERS, 1998, 72 (01) : 61 - 63
  • [40] Three-valued single-electron memory array with reading circuits
    Yamamura, Kouichirou
    Suda, Yoshiyuki
    Japanese Journal of Applied Physics, Part 2: Letters, 1998, 37 (12 A):
12345