THE MULTIPLE-TUNNEL JUNCTION AND ITS APPLICATION TO SINGLE-ELECTRON MEMORY AND LOGIC-CIRCUITS

被引：30
|
作者：
NAKAZATO, K [1 ]
AHMED, H [1 ]
机构：
[1] UNIV CAMBRIDGE,CAVENDISH LAB,MICROELECTR RES CTR,CAMBRIDGE CB3 0HE,ENGLAND
来源：
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS | 1995年 / 34卷 / 2B期
关键词：
SINGLE ELECTRON; MEMORY; LOGIC; SEMICONDUCTOR; TUNNEL JUNCTION;
D O I：
10.1143/JJAP.34.700
中图分类号：
O59 [应用物理学];
学科分类号：
摘要：
The multiple-tunnel junction (MTJ) produced by forming a side-gated constriction in delta-doped GaAs is demonstrated as a basic component of single electronics. A single-electron memory cell, in which one bit of information is represented by the excess or lack of a precise number of electrons, was fabricated and the operation was confirmed at liquid helium temperature. A new switching element, the variable-barrier MTJ, and a new circuit, the single-charge injection logic circuit, are proposed.
引用
收藏
页码：700 / 706
页数：7
相关论文
共 8 条
  • [1] Multiple-valued logic devices using single-electron circuits
    Yamada, T
    Amemiya, Y
    SUPERLATTICES AND MICROSTRUCTURES, 2000, 27 (5-6) : 607 - 611
  • [2] SIMON - A simulator for single-electron tunnel devices and circuits
    Wasshuber, C
    Kosina, H
    Selberherr, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (09) : 937 - 944
  • [3] A simulator for single-electron tunnel devices and circuits based on simulated annealing
    Karafyllidis, I
    SUPERLATTICES AND MICROSTRUCTURES, 1999, 25 (04) : 567 - 572
  • [4] Estimation of cotunneling in single-electron logic and its suppression
    Amakawa, S
    Fukui, H
    Fujishima, M
    Hoh, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1996, 35 (2B): : 1146 - 1150
  • [5] A multiple-valued Hopfield network device using single-electron circuits
    Yamada, T
    Amemiya, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (09) : 1615 - 1622
  • [6] Multiple-valued Logic Gates using Asymmetric Single-electron Transistors
    Zhang, Wan-cheng
    Wu, Nan-jian
    Hashizume, Tamotsu
    Kasai, Seiya
    ISMVL: 2009 39TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2009, : 337 - +
  • [7] Single-electron counting statistics and its circuit application in nanoscale field-effect transistors at room temperature
    Nishiguchi, K.
    Fujiwara, A.
    NANOTECHNOLOGY, 2009, 20 (17)
  • [8] Single-electron multiple-valued memory using ultra-small floating gate metal-oxide-semiconductor field effect transistor
    Ou, XB
    Wu, NJ
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2004, 43 (10B): : L1359 - L1361
1