HIGH-SPEED MULTIPLICATION SYSTEMS

被引：0

|

作者：

KAMAL, AA

GHANNAM, MAN

机构：

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1972年 / C 21卷 / 09期

关键词：

D O I：

10.1109/TC.1972.5009082

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：1017 / &

相关论文

共 50 条

[1] High-speed modular multiplication
Fischer, W
Seifert, JP
TOPICS IN CRYPTOLOGY - CT-RSA 2004, PROCEEDINGS, 2004, 2964 : 264 - 277
[2] A SHIFTRIX FOR HIGH-SPEED MULTIPLICATION
MARTIN, AR
ROSENSTEIN, AB
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (04): : 639 - +
[3] HIGH-SPEED DIVIDER USING MULTIPLICATION
BURKHARDT, KJ
LEUNG, S
MICROPROCESSORS AND MICROSYSTEMS, 1981, 5 (06) : 235 - 239
[4] HIGH-SPEED MERGED ARRAY MULTIPLICATION
ISLAM, FF
TAMARU, K
JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 10 (01): : 41 - 52
[5] A HIGH-SPEED MULTIPLICATION PROCESS FOR DIGITAL COMPUTERS
GURZI, F
COMMUNICATIONS OF THE ACM, 1960, 3 (04) : 241 - 245
[6] Array logic provides high-speed multiplication
EDN, 15 (93):
[7] HIGH-SPEED ITERATIVE ARRAY FOR BINARY MULTIPLICATION
DORMIDO, BS
CANTO, DMA
ELECTRONICS LETTERS, 1978, 14 (23) : 742 - 743
[8] Circuit allows high-speed clock multiplication
Sliwczynski, L
EDN, 2002, 47 (10) : 77 - 78
[9] COMPACT HIGH-SPEED PARALLEL MULTIPLICATION SCHEME
STENZEL, WJ
KUBITZ, WJ
GARCIA, GH
IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (10) : 948 - 957
[10] Array logic provides high-speed multiplication
Steinke, G
Won, M
EDN, 1996, 41 (15) : 93 - 94

← 1 2 3 4 5 →