共 50 条
[41]
Design of high speed multiplier using Modified Booth Algorithm with hybrid carry look-ahead adder
[J].
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016),
2016,
[43]
Low-power carry look-ahead adder with multi-threshold voltage CMOS technology
[J].
CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS,
2007,
:537-+
[44]
Design and Analysis of 8-Bit Carry Look-Ahead Adder Using CMOS and ECRL Technology
[J].
AMBIENT COMMUNICATIONS AND COMPUTER SYSTEMS, RACCCS 2017,
2018, 696
:53-67
[46]
Demonstration of an 8-bit SFQ Carry Look-Ahead Adder Using Clockless Logic Cells
[J].
2015 15TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC),
2015,
[47]
Dual Mode Logic Carry Look Ahead Adder
[J].
2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT),
2014,
:537-540
[50]
Low-power Accuracy-configurable Carry Look-ahead Adder Based on Voltage Overscaling Technique
[J].
PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020),
2020,
:67-72