共 50 条
[31]
Ternary multiplication circuits using 4-input adder cells and carry look-ahead
[J].
Proceedings of The International Symposium on Multiple-Valued Logic,
1999,
:174-179
[32]
Slowing the None-Critical Path to Improve Carry Look-Ahead Adder Power Dissipation
[J].
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS),
2017,
:890-893
[33]
A Standard Cell Based Synchronous Dual-Bit Adder with Embedded Carry Look-Ahead
[J].
ADVANCES IN COMMUNICATIONS, COMPUTERS, SYSTEMS, CIRCUITS AND DEVICES,
2010,
:175-+
[38]
Low-Power Carry Look-Ahead Adder With Multi-Threshold Voltage CMOS Technology
[J].
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4,
2008,
:2152-2155
[39]
Compact four bit carry look-ahead CMOS adder in multi-output DCVS logic
[J].
Electron Lett,
17 (1556-1557)
[40]
An Efficient Approach for Designing a Reversible Fault Tolerant n-Bit Carry Look-Ahead Adder
[J].
2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC),
2013,
:98-103