VARIANTS OF AN IMPROVED CARRY LOOK-AHEAD ADDER

被引：30
作者：
DORAN, RW
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1988年 / 37卷 / 09期
关键词：
D O I：
10.1109/12.2261
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1110 / 1113
页数：4
相关论文
共 50 条
[21]   High-Speed and Energy-Efficient Carry Look-Ahead Adder [J].
Balasubramanian, Padmanabhan ;
Mastorakis, Nikos E. .
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2022, 12 (03)
[22]   Design of a Compact Reversible Carry Look-Ahead Adder Using Dynamic Programming [J].
Lisa, Nusrat Jahan ;
Babu, Hafiz Md. Hasan .
2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, :238-243
[23]   High-speed and energy-efficient asynchronous carry look-ahead adder [J].
Balasubramanian, Padmanabhan ;
Liu, Weichen .
PLOS ONE, 2023, 18 (10)
[24]   Progress in reversible processor design: A novel methodology for reversible carry look-ahead adder [J].
Department of Computer Science and Engineering, University of South Florida, United States ;
不详 ;
不详 .
Thapliyal, H. (hthapliy@cse.usf.edu), 1600, Springer Verlag (7420)
[25]   Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates [J].
Maryam Rahmati ;
Monireh Houshmand ;
Masoud Houshmand Kaffashian .
Journal of Computational Electronics, 2017, 16 :856-866
[26]   Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates [J].
Rahmati, Maryam ;
Houshmand, Monireh ;
Kaffashian, Masoud Houshmand .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) :856-866
[27]   A Low-Cost Fault-Tolerant Technique for Carry Look-Ahead Adder [J].
Namazi, Alireza ;
Sedaghat, Yasser ;
Miremadi, Seyed Ghassem ;
Ejlali, Alireza .
2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2009, :217-222
[28]   DESIGN AND OPTIMIZATION OF REVERSIBLE LOOK AHEAD CARRY ADDER AND CARRY SAVE ADDER [J].
Bhuvaneswary, N. ;
Lakshmi, A. .
3C TECNOLOGIA, 2020, (SI) :113-126
[29]   Ternary multiplication circuits using 4-input adder cells and carry look-ahead [J].
Herrfeld, A ;
Hentschke, S .
1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, :174-179
[30]   Ternary multiplication circuits using 4-input adder cells and carry look-ahead [J].
Herrfeld, Andreas ;
Hentschke, Siegbert .
Proceedings of The International Symposium on Multiple-Valued Logic, 1999, :174-179
12345