INTEGRATED ANALOG DIGITAL INTERFACE CIRCUIT FOR HIGH-SPEED DATA-TRANSMISSION SYSTEMS

被引:0
|
作者
BANHARDT, U
HAUG, K
HEGNY, H
KLOPFER, R
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An interface circuit for high speed digital transmission systems is presented. The circuit consists of an adaptive line equalizer, a clock and data regenerator, a power amplifier and digital signal pre-processing circuitry. The specifications given in the CCITT Recommendation no. G. 703 are met. Correct operation was verified up to 160 Mbit/s. The circuit was realized on a mixed analog/digital bipolar array with a chip size of 4.9 mm x 4.9 mm. Only a single power supply (5 V) is necessary.
引用
收藏
页码:124 / 128
页数:5
相关论文
共 50 条