ALGORITHMS FOR DETECTION OF FAULTS IN LOGIC CIRCUITS

被引:0
|
作者
BOURICIU.WG
SCHNEIDE.PR
ROTH, JP
TAN, CJ
HSIEH, EP
PUTZOLU, GR
机构
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:39 / &
相关论文
共 50 条
  • [1] ALGORITHMS FOR DETECTION OF FAULTS IN LOGIC CIRCUITS
    BOURICIUS, WG
    HSIEH, EP
    PUTZOLU, GR
    ROTH, JP
    SCHNEIDER, PR
    TAN, CJ
    IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (11) : 1258 - +
  • [2] Detection of multiple faults using SSFTS in CMOS logic circuits
    Colorado State Univ, Fort Collins, United States
    Comput Electr Eng, 4 (271-280):
  • [3] DETECTION OF MULTIPLE FAULTS USING SSFTS IN CMOS LOGIC-CIRCUITS
    TONG, CQ
    LU, D
    COMPUTERS & ELECTRICAL ENGINEERING, 1995, 21 (04) : 271 - 280
  • [4] On Modeling Faults in FinFET Logic Circuits
    Liu, Yuxi
    Xu, Qiang
    PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2012, 2012,
  • [5] DEDUCTIVE METHOD FOR SIMULATING FAULTS IN LOGIC CIRCUITS
    ARMSTRONG, DB
    IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (05) : 464 - +
  • [6] DC Hard faults detection and localization in Analog Circuits using Fuzzy Logic Techniques
    Merabet M.
    Bourouba N.
    Electronics, 2019, 23 (01) : 18 - 25
  • [7] LOGIC SCOPES SPEED DIAGNOSIS OF FAULTS IN DIGITAL CIRCUITS
    MARSHALL, M
    ELECTRONICS, 1974, 47 (20): : 119 - 123
  • [8] ATPG for Transition Faults of Pipelined Threshold Logic Circuits
    Palaniswamy, Ashok Kumar
    Tragoudas, Spyros
    Haniotakis, Themistoklis
    2014 9TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2014), 2014,
  • [9] Reliability of Logic Circuits Under Multiple Simultaneous Faults
    Franco, Denis Teixeira
    Vasconcelos, Mai Correia
    Naviner, Lirida
    Naviner, Jean-Francois
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 265 - 268
  • [10] Logic testing of bridging faults in CMOS integrated circuits
    Chess, B
    Larrabee, T
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (03) : 338 - 345