HIGH-LEVEL SYNTHESIS UNLOCKS POTENTIAL OF FPGAS

被引：0
作者：
TUCK, B
机构：
来源：
COMPUTER DESIGN | 1991年 / 30卷 / 07期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：50 / &
相关论文
共 50 条
[41]   Acceleration of Trading System Back End with FPGAs Using High-Level Synthesis Flow [J].
Puranik, Sunil ;
Barve, Mahesh ;
Rodi, Swapnil ;
Patrikar, Rajendra .
ELECTRONICS, 2023, 12 (03)
[42]   HIGH-LEVEL SYNTHESIS [J].
PAWLAK, A .
MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5) :261-261
[43]   High-Level Designs of Complex FIR Filters on FPGAs for the SKA [J].
Wang, Haomiao ;
Gante, Joao ;
Zhang, Ming ;
Falcao, Gabriel ;
Sousa, Leonel ;
Sinnen, Oliver .
PROCEEDINGS OF 2016 IEEE 18TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS; IEEE 14TH INTERNATIONAL CONFERENCE ON SMART CITY; IEEE 2ND INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (HPCC/SMARTCITY/DSS), 2016, :797-804
[44]   An Automated High-level Design Framework for Partially Reconfigurable FPGAs [J].
Kumar, Rohit ;
Gordon-Ross, Ann .
2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, 2015, :170-175
[45]   A High-Level Clustering Algorithm Targeting Dual Vdd FPGAs [J].
Mukherjee, Rajarshi ;
Liu, Song ;
Memik, Seda Ogrenci ;
Mondal, Somsubhra .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (04)
[46]   Automatic Verification of High-Level Executable Models Running on FPGAs [J].
McColl, Morgan ;
McColl, Callum ;
Hexel, Rene .
AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, ATVA 2023, PT II, 2023, 14216 :217-234
[47]   HIGH-LEVEL SYNTHESIS AND GENERATING FPGAS WITH THE BEDROC SYSTEM (VOL 6, PG 192, 1993) [J].
LEESER, M .
JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (03) :301-301
[48]   High-level synthesis for FPGAs: code optimization strategies for real-time image processing [J].
Chao Li ;
Yanjing Bi ;
Yannick Benezeth ;
Dominique Ginhac ;
Fan Yang .
Journal of Real-Time Image Processing, 2018, 14 :701-712
[49]   Implementation of sphere decoder for MIMO-OFDM on FPGAs using high-level synthesis tools [J].
Noguera, Juanjo ;
Neuendorffer, Stephen ;
Van Haastregt, Sven ;
Barba, Jesus ;
Vissers, Kees ;
Dick, Chris .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 69 (2-3) :119-129
[50]   High-level synthesis for FPGAs: code optimization strategies for real-time image processing [J].
Li, Chao ;
Bi, Yanjing ;
Benezeth, Yannick ;
Ginhac, Dominique ;
Yang, Fan .
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2018, 14 (03) :701-712
12345