共 50 条
[32]
Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software Programmable FPGAs
[J].
PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18),
2018,
:269-278
[34]
From High-Level Deep Neural Models to FPGAs
[J].
2016 49TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO),
2016,
[36]
Open the Gates: Using High-level Synthesis Towards Programmable LDPC Decoders on FPGAs
[J].
2013 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP),
2013,
:1274-1277
[37]
Toward Automated Simulink Model Implementation and Optimization using High-Level Synthesis for FPGAs
[J].
2019 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM (ESTS 2019): EMERGING TECHNOLOGIES FOR FUTURE ELECTRIC SHIPS,
2019,
:172-180
[38]
High-level synthesis for large bit-width multipliers on FPGAs: A case study
[J].
2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS,
2005,
:213-218
[40]
High-Level Synthesis Techniques to Generate Deeply Pipelined Circuits for FPGAs with Registered Routing
[J].
2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019),
2019,
:375-378