HIGH-LEVEL SYNTHESIS UNLOCKS POTENTIAL OF FPGAS

被引：0
作者：
TUCK, B
机构：
来源：
COMPUTER DESIGN | 1991年 / 30卷 / 07期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：50 / &
相关论文
共 50 条
[21]   High-level synthesis using genetic algorithms for dynamically reconfigurable FPGAs [J].
Zhang, XJ ;
Ng, KW ;
Young, GH .
23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS: SHORT CONTRIBUTIONS, 1997, :234-243
[22]   High-Level Synthesis of Resource-oriented Approximate Designs for FPGAs [J].
Leipnitz, Marcos T. ;
Nazar, Gabriel L. .
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
[23]   Performance and Resource Modeling for FPGAs using High-Level Synthesis tools [J].
Da Silva, Bruno ;
Braeken, An ;
D'Hollander, Erik H. ;
Touhafi, Abdellah .
PARALLEL COMPUTING: ACCELERATING COMPUTATIONAL SCIENCE AND ENGINEERING (CSE), 2014, 25 :523-531
[24]   From Software Threads to Parallel Hardware in High-Level Synthesis for FPGAs [J].
Choi, Jongsok ;
Brown, Stephen ;
Anderson, Jason .
PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, :270-277
[25]   FIPLib: An Image Processing Library for FPGAs Using High-Level Synthesis [J].
Palazzari, Paolo ;
Faltelli, Marco ;
Iannone, Francesco .
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2025, 53 (02)
[26]   High-level power modeling of CPLDs and FPGAs [J].
Shang, L ;
Jha, NK .
2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, :46-51
[27]   Syncopation: Adaptive Clock Management for High-Level Synthesis Generated Circuits on FPGAs [J].
Gibson, Kahlan ;
Roorda, Esther ;
Noronha, Daniel Holanda ;
Wilton, Steven J. E. .
2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2020, :225-230
[28]   High-Level Synthesis-Based Approach for Accelerating Scientific Codes on FPGAs [J].
Venkatakrishnan, Ramshankar ;
Misra, Ashish ;
Kindratenko, Volodymyr .
COMPUTING IN SCIENCE & ENGINEERING, 2020, 22 (04) :104-108
[29]   Fortran High-Level Synthesis: Reducing the barriers to accelerating HPC codes on FPGAs [J].
Rodriguez-Canal, Gabriel ;
Brown, Nick ;
Dykes, Tim ;
Jones, Jess ;
Haus, Utz-Uwe .
2023 33RD INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2023, :10-18
[30]   From Pthreads to Multicore Hardware Systems in LegUp High-Level Synthesis for FPGAs [J].
Choi, Jongsok ;
Brown, Stephen D. ;
Anderson, Jason H. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (10) :2867-2880
12345