ITERATIVE PLACEMENT IMPROVEMENT BY NETWORK FLOW METHODS

被引:46
作者
DOLL, K [1 ]
JOHANNES, FM [1 ]
ANTREICH, KJ [1 ]
机构
[1] TECH UNIV MUNICH,DEPT ELECT ENGN,INST ELECT DESIGN AUTOMAT,D-80290 MUNICH,GERMANY
关键词
D O I
10.1109/43.317462
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We describe an efficient iterative improvement procedure for row-based cell placement with special emphasis on the objective function used to model net lengths. Two new net models are introduced and we prove theoretically that the net models are accurate approximations of the widely used half perimeter of a rectangle enclosing all pins of a net. In addition, unlike the half perimeter model, our net models allow us to compute costs for assigning cells to locations independently for all cells to be placed simultaneously. This offers our algorithm an important advantage compared to other iterative improvement techniques: many cells can be placed simultaneously by formulating placement as a network flow problem. This makes our algorithm more independent from a processing sequence than standard iterative improvement techniques. Finally, we compare our method to some existing algorithms including TimberWolfSC 5.4. We ran ah of the algorithms on the SIGDA Benchmark Suite. We found that our method produced solutions with up to 23% less layout area while using an order of magnitude Less running time compared to TimberWolfSC 5.4.
引用
收藏
页码:1189 / 1200
页数:12
相关论文
共 33 条
[1]  
AKERS SB, 1981, 18TH P ACM IEEE DES, P137
[2]  
Blanks J. P., 1985, 22nd ACM/IEEE Design Automation Conference Proceedings 1985 (Cat. No.85CH2142-8), P609, DOI 10.1145/317825.317953
[3]  
Carter H. W., 1979, 16th design automation conference proceedings, P26, DOI 10.1109/DAC.1979.1600084
[4]  
COHOON JP, 1986, P IEEE INT C COMPUTE, P374
[5]  
DOLL K, 1982, P INT WORKSHOP LAYOU, P179
[6]  
DOLL K, 1992, P IEEE ACM INT C COM, P594
[7]  
DOLL K, 1991, P IFIP INT C VLSI, P91
[8]  
Ford L., 1962, FLOWS NETWORKS, V71, P1059, DOI 10.2307/2311955
[9]  
Gill P. E., 1981, PRACTICAL OPTIMIZATI
[10]   APPROACH TO 2-DIMENSIONAL PLACEMENT PROBLEM IN CIRCUIT LAYOUT [J].
GOTO, S ;
KUH, ES .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1978, 25 (04) :208-214