MIXMOS - A MIXED-LEVEL SIMULATOR FOR DIGITAL MOS CIRCUITS USING A NEW ALGEBRAIC APPROACH

被引:0
|
作者
KONG, JH
SZYGENDA, SA
机构
[1] Electrical and Computer Engineering Department, The University of Texas at Austin, Austin
关键词
ELECTRONIC DESIGN AUTOMATION; SILICON DESIGN; DIGITAL LOGIC SIMULATION; MIXED-LEVEL SIMULATION;
D O I
10.1016/0010-4485(90)90009-2
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The paper presents a new mixed-level simulation tool for digital VLSI circuits implemented in MOS technology. A digital circuit is described as an interconnection of gate-and switch-level models. A new algebraic structure, comprised of algebras for the gate and switch levels, is developed to achieve consistency and accuracy between the two different levels of abstraction. Based on these algebras two evaluation algorithms - one for the gate level and the other for the switch level - are developed to handle Boolean expressions and switch-level descriptions, with the strength capability that is usually needed to simulate MOS circuits. The combination of the two algorithms results in a mixed-level MOS simulator, MixMOS, which achieves switch-level accuracy with performance that approaches that achieved by gate-level simulators.
引用
收藏
页码:618 / 632
页数:15
相关论文
共 50 条
  • [21] Optimization of a New Dissolution Test for Oxcarbazepine Capsules using Mixed-Level Factorial Design
    Polonini, Hudson C.
    de Oliveira, Marcone A. L.
    Ferreira, Anderson O.
    Raposo, Nadia R. B.
    Grossi, Livia N.
    Brandao, Marcos A. F.
    JOURNAL OF THE BRAZILIAN CHEMICAL SOCIETY, 2011, 22 (07) : 1263 - 1270
  • [22] Defect-oriented mixed-level fault simulation of digital systems-on-a-chip using HDL
    Santos, MB
    Teixeira, JP
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 549 - 553
  • [23] Construction of mixed-level screening designs using Hadamard matrices
    Hu, Bo
    Wang, Dongying
    Sun, Fasheng
    JOURNAL OF STATISTICAL PLANNING AND INFERENCE, 2024, 231
  • [24] SYMPHONY: A fast mixed signal simulator for BiMOS analog/digital circuits
    Buch, P
    Kuh, ES
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 403 - 407
  • [25] A SWITCH-LEVEL MODEL AND SIMULATOR FOR MOS DIGITAL-SYSTEMS
    BRYANT, RE
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (02) : 160 - 177
  • [26] Optimal mixed-level supersaturated designs and a new class of combinatorial designs
    Tang, Yu
    Ai, Mingyao
    Ge, Gennian
    Fang, Kai-Tai
    JOURNAL OF STATISTICAL PLANNING AND INFERENCE, 2007, 137 (07) : 2294 - 2301
  • [27] An algorithmic approach to constructing mixed-level orthogonal and near-orthogonal arrays
    Nguyen, Nam-Ky
    Liu, Min-Qian
    COMPUTATIONAL STATISTICS & DATA ANALYSIS, 2008, 52 (12) : 5269 - 5276
  • [28] An efficient path-delay fault simulator for mixed level circuits
    Kang, YS
    Yim, YT
    Kang, SH
    NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 263 - 266
  • [29] A new approach for test pattern generation for digital cores in mixed signal circuits
    Rajaneesh, M.
    Bhattacharya, R.
    Biswas, S.
    Mukhopadhyay, S.
    Patra, A.
    ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 3 - +
  • [30] Mixed-level modeling in VHDL using the watch-and-react interface
    Dungan, WW
    Klenke, RH
    Aylor, JH
    VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS, 1997, : 25 - 32