共 50 条
- [22] Defect-oriented mixed-level fault simulation of digital systems-on-a-chip using HDL DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 549 - 553
- [24] SYMPHONY: A fast mixed signal simulator for BiMOS analog/digital circuits TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 403 - 407
- [28] An efficient path-delay fault simulator for mixed level circuits NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 263 - 266
- [29] A new approach for test pattern generation for digital cores in mixed signal circuits ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 3 - +
- [30] Mixed-level modeling in VHDL using the watch-and-react interface VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS, 1997, : 25 - 32