MIXMOS - A MIXED-LEVEL SIMULATOR FOR DIGITAL MOS CIRCUITS USING A NEW ALGEBRAIC APPROACH

被引:0
|
作者
KONG, JH
SZYGENDA, SA
机构
[1] Electrical and Computer Engineering Department, The University of Texas at Austin, Austin
关键词
ELECTRONIC DESIGN AUTOMATION; SILICON DESIGN; DIGITAL LOGIC SIMULATION; MIXED-LEVEL SIMULATION;
D O I
10.1016/0010-4485(90)90009-2
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The paper presents a new mixed-level simulation tool for digital VLSI circuits implemented in MOS technology. A digital circuit is described as an interconnection of gate-and switch-level models. A new algebraic structure, comprised of algebras for the gate and switch levels, is developed to achieve consistency and accuracy between the two different levels of abstraction. Based on these algebras two evaluation algorithms - one for the gate level and the other for the switch level - are developed to handle Boolean expressions and switch-level descriptions, with the strength capability that is usually needed to simulate MOS circuits. The combination of the two algorithms results in a mixed-level MOS simulator, MixMOS, which achieves switch-level accuracy with performance that approaches that achieved by gate-level simulators.
引用
收藏
页码:618 / 632
页数:15
相关论文
共 50 条
  • [1] Simulator for path-delay faults on mixed-level circuits
    Yim, YT
    Kang, YS
    Kang, S
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1997, 144 (04): : 236 - 242
  • [2] Bipolar transistor epilayer design using the MAIDS mixed-level simulator
    de Vreede, LCN
    de Graaff, HC
    Willemen, JA
    van Noort, W
    Jos, R
    Larson, LE
    Slotboom, JW
    Tauritz, JL
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (09) : 1331 - 1338
  • [3] Mixed-Level Emulation of Asynchronous Circuits on Synchronous FPGAs
    Dashkin, Ruslan
    Manohar, Rajit
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (04) : 1516 - 1528
  • [4] A FAST TIMING SIMULATOR FOR MOS DIGITAL CIRCUITS
    ZOU, F
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1990, 44 (02): : 148 - 152
  • [5] A mixed-level power estimator for CMOS circuits using pattern compaction techniques
    Hsu, WL
    Shen, WZ
    Lin, JY
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 771 - 774
  • [6] A generic timing mechanism for using the APPLES gate-level simulator in a mixed-level simulation environment
    Maili, A
    Dalton, D
    Steger, C
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 799 - 808
  • [7] A FAST-TIMING SIMULATOR FOR DIGITAL MOS CIRCUITS
    TSAO, D
    CHEN, CF
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (04) : 536 - 540
  • [8] ISPLICE3 - A NEW SIMULATOR FOR MIXED ANALOG DIGITAL CIRCUITS
    ACUNA, EL
    DERVENIS, JP
    PAGONES, AJ
    SALEH, RA
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 339 - 342
  • [9] A MIXED-LEVEL TIMING VERIFIER FOR DIGITAL-SYSTEMS
    MO, Z
    OYANG, YJ
    WANG, SS
    VLSI SYSTEMS DESIGN, 1987, 8 (03): : 74 - 77
  • [10] ILLIADS - A FAST TIMING AND RELIABILITY SIMULATOR FOR DIGITAL MOS CIRCUITS
    SHIH, YH
    LEBLEBICI, Y
    KANG, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (09) : 1387 - 1402