共 50 条
- [1] Simulator for path-delay faults on mixed-level circuits IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1997, 144 (04): : 236 - 242
- [4] A FAST TIMING SIMULATOR FOR MOS DIGITAL CIRCUITS AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1990, 44 (02): : 148 - 152
- [5] A mixed-level power estimator for CMOS circuits using pattern compaction techniques APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 771 - 774
- [6] A generic timing mechanism for using the APPLES gate-level simulator in a mixed-level simulation environment INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 799 - 808
- [8] ISPLICE3 - A NEW SIMULATOR FOR MIXED ANALOG DIGITAL CIRCUITS PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 339 - 342