Design and implementation of digital down converter system based on optimized mixer

被引:0
|
作者
Du Zhao-kai [1 ]
Ma Zong-fang [1 ]
Gu Zhuo [1 ]
机构
[1] Xian Univ Architecture & Technol, Sch Informat & Control Engn, Xian 710055, Shaanxi, Peoples R China
关键词
spectrum monitoring; digital down conversion; mixer; decimation filter;
D O I
10.3788/YJYXS20183311.0943
中图分类号
O7 [晶体学];
学科分类号
0702 ; 070205 ; 0703 ; 080501 ;
摘要
Aiming at the shortcomings of digital down-conversion ( DDC) module such as low precision, expensive logic resources and difficult to process the digital intermediate frequency (IF) signals in real-time when using spectrum analyzer to monitor spectrum, this paper optimizes the mixer module of the traditional digital down conversion system and proposes an efficient one. Firstly, the sampling rate of the analog-to-digital converter (ADC) is set to 4 times the carrier center frequency, while the sampling conversion ratio and the number of sub-ADCs is set to a positive integer multiple of 4, now the mixer can be completely merged into the multiphase Cascaded Integrator Comb (CIC) decimation filter. Then, a set of DDC system is constructed based on the optimized mixer, where each node is reasonably allocated to the system down sampling rate. Finally, CIC compensation filters are added so as to improve the accuracy of data transmission. Experimental results show that compared with the traditional DDC, resource consumption is reduced and the data accuracy error is reduced from 1.7% to 0.8% in optimized DDC. It can satisfy the requirements of small power consumption, high accuracy and stable operation.
引用
收藏
页码:943 / 949
页数:7
相关论文
共 13 条
  • [1] Deng Xiaoping, 2011, Chinese Journal of Scientific Instrument, V32, P1993
  • [2] Farrow C. W., 1988, 1988 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.88CH2458-8), P2641, DOI 10.1109/ISCAS.1988.15483
  • [3] AN ECONOMICAL CLASS OF DIGITAL-FILTERS FOR DECIMATION AND INTERPOLATION
    HOGENAUER, EB
    [J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1981, 29 (02): : 155 - 162
  • [4] Kim G, 2015, IEEE INT CONF VLSI, P207, DOI 10.1109/VLSI-SoC.2015.7314417
  • [5] Design and FPGA Implementation of a Reconfigurable Digital Down Converter for Wideband Applications
    Liu, Xue
    Yan, Xin-Xin
    Wang, Ze-Ke
    Deng, Qing-Xu
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (12) : 3548 - 3552
  • [6] RF-to-Baseband Digitization in 40 nm CMOS With RF Bandpass ΔΣ Modulator and Polyphase Decimation Filter
    Martens, Ewout
    Bourdoux, Andre
    Couvreur, Aissa
    Fasthuber, Robert
    Van Wesemael, Peter
    Van der Plas, Geert
    Craninckx, Jan
    Ryckaert, Julien
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) : 990 - 1002
  • [7] MIN S Q, 2009, CHINA COMMUNICATIONS
  • [8] [南航 Nan Hang], 2017, [光学精密工程, Optics and Precision Engineering], V25, P1748
  • [9] RFEL, 2014, WID DDC
  • [10] Shi Ming-jing, 2010, Chinese Journal of Liquid Crystals and Displays, V25, P738