SCALABILITY PROBLEMS IN MULTIPROCESSORS WITH PRIVATE CACHES

被引：0
|
作者：
DUBOIS, M
BARROSO, L
CHEN, YS
ONER, K
机构：
来源：
LECTURE NOTES IN COMPUTER SCIENCE | 1992年 / 605卷
关键词：
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
This paper addresses the performance problems caused by high memory access latencies and their effect on the scalability of shared-memory multiprocessor systems. We propose to take full advantage of weak ordering through lock-up-free caches and delayed consistency protocols and to interconnect processors with point-to-point links. Simulation results show that these approaches are promising.
引用
收藏
页码：211 / 230
页数：20
相关论文
共 50 条
  • [31] Average-case analysis of isospeed scalability of parallel computations on multiprocessors
    Li, KQ
    Sun, XH
    INTERNATIONAL JOURNAL OF HIGH SPEED COMPUTING, 2000, 11 (01): : 15 - 36
  • [32] Scalability problems of RED
    Joo, C
    Bahk, S
    ELECTRONICS LETTERS, 2002, 38 (21) : 1297 - 1298
  • [33] Average-case analysis of isospeed scalability of parallel computations on multiprocessors
    Li, KQ
    Sun, XH
    IPPS/SPDP 1999: 13TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & 10TH SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 1999, : 112 - 116
  • [34] Performance and Scalability of Private Ethereum Blockchains
    Schaeffer, Markus
    di Angelo, Monika
    Salzer, Gernot
    BUSINESS PROCESS MANAGEMENT: BLOCKCHAIN AND CENTRAL AND EASTERN EUROPE FORUM, 2019, 361 : 103 - 118
  • [35] Scalability implications of virtual private networks
    De Clercq, J
    Paridaens, O
    IEEE COMMUNICATIONS MAGAZINE, 2002, 40 (05) : 151 - 157
  • [36] Automatic Feedback Control of Shared Hybrid Caches in 3D Chip Multiprocessors
    Sharifi, Akbar
    Kandemir, Mahmut
    PROCEEDINGS OF THE 19TH INTERNATIONAL EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2011, : 393 - 400
  • [37] SCALING SHARED-BUS MULTIPROCESSORS WITH MULTIPLE BUSES AND SHARED CACHES - A PERFORMANCE STUDY
    BERTONI, J
    BAER, JL
    WANG, WH
    MICROPROCESSORS AND MICROSYSTEMS, 1992, 16 (07) : 339 - 350
  • [38] LiNoVo: Longevity Enhancement of Non-Volatile Last Level Caches in Chip Multiprocessors
    Agarwal, Sukarn
    2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 194 - 199
  • [39] Early Experiences with Separate Caches for Private and Shared Data
    Cebrian, Juan M.
    Ros, Alberto
    Fernandez-Pascual, Ricardo
    Acacio, Manuel E.
    2015 IEEE 11TH INTERNATIONAL CONFERENCE ON E-SCIENCE, 2015, : 572 - 579
  • [40] Analytical model for a multiprocessor with private caches and shared memory
    Nikolov, Angel Vassilev
    INTERNATIONAL JOURNAL OF COMPUTERS COMMUNICATIONS & CONTROL, 2008, 3 (02) : 172 - 182
12345