SCALABILITY PROBLEMS IN MULTIPROCESSORS WITH PRIVATE CACHES

被引：0

作者：

DUBOIS, M

BARROSO, L

CHEN, YS

ONER, K

机构：

来源：

LECTURE NOTES IN COMPUTER SCIENCE | 1992年 / 605卷

关键词：

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

This paper addresses the performance problems caused by high memory access latencies and their effect on the scalability of shared-memory multiprocessor systems. We propose to take full advantage of weak ordering through lock-up-free caches and delayed consistency protocols and to interconnect processors with point-to-point links. Simulation results show that these approaches are promising.

引用

页码：211 / 230

页数：20

共 50 条

[21] Towards a Better Lifetime for Non-Volatile Caches in Chip Multiprocessors
Agarwal, Sukarn
Kapoor, Hemangee K.
2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 29 - 34
[22] Coded Caching With Private Demands and Caches
Gholami, Ali
Wan, Kai
Sun, Hua
Ji, Mingyue
Caire, Giuseppe
IEEE TRANSACTIONS ON INFORMATION THEORY, 2024, 70 (02) : 1087 - 1106
[23] Cache coherence protocol and implementation for multiprocessors with no-write-allocate caches
Xiu, Si-Wen
Huang, Kai
Yu, Min
Xie, Tian-Yi
Ge, Hai-Tong
Yan, Xiao-Lang
Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2015, 49 (02): : 351 - 359
[24] CloudCache: Expanding and Shrinking Private Caches
Lee, Hyunjin
Cho, Sangyeun
Childers, Bruce R.
2011 IEEE 17TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2011, : 219 - 230
[25] Towards Time-Predictable Data Caches for Chip-Multiprocessors
Schoeberl, Martin
Puffitsch, Wolfgang
Huber, Benedikt
SOFTWARE TECHNOLOGIES FOR EMBEDDED AND UBIQUITOUS SYSTEMS, PROCEEDINGS, 2009, 5860 : 180 - 191
[26] ANALYSIS OF MULTIPROCESSORS WITH PRIVATE CACHE MEMORIES
PATEL, JH
IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (04) : 296 - 304
[27] High Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors
Yu, Zhiyi
Baas, Bevan M.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (01) : 66 - 79
[28] CCC: Crossbar connected caches for reducing energy consumption of on-chip multiprocessors
Li, L
Vijaykrishnan, N
Kandemir, M
Irwin, MJ
Kadayif, I
EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 41 - 48
[29] Using supplier locality in power-aware interconnects and caches in chip multiprocessors
Atoofian, Ehsan
Baniasadi, Amirali
JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (05) : 507 - 518
[30] Analytical Estimation of the Scalability of Iterative Numerical Algorithms on Distributed Memory Multiprocessors
Sokolinsky L.B.
Lobachevskii Journal of Mathematics, 2018, 39 (4) : 571 - 575

← 1 2 3 4 5 →